281 lines · c
1/* SPDX-License-Identifier: GPL-2.0-only */2/*3 * Copyright 2014 Freescale Semiconductor, Inc.4 */5 6#ifndef __DT_BINDINGS_CLOCK_IMX6QDL_H7#define __DT_BINDINGS_CLOCK_IMX6QDL_H8 9#define IMX6QDL_CLK_DUMMY 010#define IMX6QDL_CLK_CKIL 111#define IMX6QDL_CLK_CKIH 212#define IMX6QDL_CLK_OSC 313#define IMX6QDL_CLK_PLL2_PFD0_352M 414#define IMX6QDL_CLK_PLL2_PFD1_594M 515#define IMX6QDL_CLK_PLL2_PFD2_396M 616#define IMX6QDL_CLK_PLL3_PFD0_720M 717#define IMX6QDL_CLK_PLL3_PFD1_540M 818#define IMX6QDL_CLK_PLL3_PFD2_508M 919#define IMX6QDL_CLK_PLL3_PFD3_454M 1020#define IMX6QDL_CLK_PLL2_198M 1121#define IMX6QDL_CLK_PLL3_120M 1222#define IMX6QDL_CLK_PLL3_80M 1323#define IMX6QDL_CLK_PLL3_60M 1424#define IMX6QDL_CLK_TWD 1525#define IMX6QDL_CLK_STEP 1626#define IMX6QDL_CLK_PLL1_SW 1727#define IMX6QDL_CLK_PERIPH_PRE 1828#define IMX6QDL_CLK_PERIPH2_PRE 1929#define IMX6QDL_CLK_PERIPH_CLK2_SEL 2030#define IMX6QDL_CLK_PERIPH2_CLK2_SEL 2131#define IMX6QDL_CLK_AXI_SEL 2232#define IMX6QDL_CLK_ESAI_SEL 2333#define IMX6QDL_CLK_ASRC_SEL 2434#define IMX6QDL_CLK_SPDIF_SEL 2535#define IMX6QDL_CLK_GPU2D_AXI 2636#define IMX6QDL_CLK_GPU3D_AXI 2737#define IMX6QDL_CLK_GPU2D_CORE_SEL 2838#define IMX6QDL_CLK_GPU3D_CORE_SEL 2939#define IMX6QDL_CLK_GPU3D_SHADER_SEL 3040#define IMX6QDL_CLK_IPU1_SEL 3141#define IMX6QDL_CLK_IPU2_SEL 3242#define IMX6QDL_CLK_LDB_DI0_SEL 3343#define IMX6QDL_CLK_LDB_DI1_SEL 3444#define IMX6QDL_CLK_IPU1_DI0_PRE_SEL 3545#define IMX6QDL_CLK_IPU1_DI1_PRE_SEL 3646#define IMX6QDL_CLK_IPU2_DI0_PRE_SEL 3747#define IMX6QDL_CLK_IPU2_DI1_PRE_SEL 3848#define IMX6QDL_CLK_IPU1_DI0_SEL 3949#define IMX6QDL_CLK_IPU1_DI1_SEL 4050#define IMX6QDL_CLK_IPU2_DI0_SEL 4151#define IMX6QDL_CLK_IPU2_DI1_SEL 4252#define IMX6QDL_CLK_HSI_TX_SEL 4353#define IMX6QDL_CLK_PCIE_AXI_SEL 4454#define IMX6QDL_CLK_SSI1_SEL 4555#define IMX6QDL_CLK_SSI2_SEL 4656#define IMX6QDL_CLK_SSI3_SEL 4757#define IMX6QDL_CLK_USDHC1_SEL 4858#define IMX6QDL_CLK_USDHC2_SEL 4959#define IMX6QDL_CLK_USDHC3_SEL 5060#define IMX6QDL_CLK_USDHC4_SEL 5161#define IMX6QDL_CLK_ENFC_SEL 5262#define IMX6QDL_CLK_EIM_SEL 5363#define IMX6QDL_CLK_EIM_SLOW_SEL 5464#define IMX6QDL_CLK_VDO_AXI_SEL 5565#define IMX6QDL_CLK_VPU_AXI_SEL 5666#define IMX6QDL_CLK_CKO1_SEL 5767#define IMX6QDL_CLK_PERIPH 5868#define IMX6QDL_CLK_PERIPH2 5969#define IMX6QDL_CLK_PERIPH_CLK2 6070#define IMX6QDL_CLK_PERIPH2_CLK2 6171#define IMX6QDL_CLK_IPG 6272#define IMX6QDL_CLK_IPG_PER 6373#define IMX6QDL_CLK_ESAI_PRED 6474#define IMX6QDL_CLK_ESAI_PODF 6575#define IMX6QDL_CLK_ASRC_PRED 6676#define IMX6QDL_CLK_ASRC_PODF 6777#define IMX6QDL_CLK_SPDIF_PRED 6878#define IMX6QDL_CLK_SPDIF_PODF 6979#define IMX6QDL_CLK_CAN_ROOT 7080#define IMX6QDL_CLK_ECSPI_ROOT 7181#define IMX6QDL_CLK_GPU2D_CORE_PODF 7282#define IMX6QDL_CLK_GPU3D_CORE_PODF 7383#define IMX6QDL_CLK_GPU3D_SHADER 7484#define IMX6QDL_CLK_IPU1_PODF 7585#define IMX6QDL_CLK_IPU2_PODF 7686#define IMX6QDL_CLK_LDB_DI0_PODF 7787#define IMX6QDL_CLK_LDB_DI1_PODF 7888#define IMX6QDL_CLK_IPU1_DI0_PRE 7989#define IMX6QDL_CLK_IPU1_DI1_PRE 8090#define IMX6QDL_CLK_IPU2_DI0_PRE 8191#define IMX6QDL_CLK_IPU2_DI1_PRE 8292#define IMX6QDL_CLK_HSI_TX_PODF 8393#define IMX6QDL_CLK_SSI1_PRED 8494#define IMX6QDL_CLK_SSI1_PODF 8595#define IMX6QDL_CLK_SSI2_PRED 8696#define IMX6QDL_CLK_SSI2_PODF 8797#define IMX6QDL_CLK_SSI3_PRED 8898#define IMX6QDL_CLK_SSI3_PODF 8999#define IMX6QDL_CLK_UART_SERIAL_PODF 90100#define IMX6QDL_CLK_USDHC1_PODF 91101#define IMX6QDL_CLK_USDHC2_PODF 92102#define IMX6QDL_CLK_USDHC3_PODF 93103#define IMX6QDL_CLK_USDHC4_PODF 94104#define IMX6QDL_CLK_ENFC_PRED 95105#define IMX6QDL_CLK_ENFC_PODF 96106#define IMX6QDL_CLK_EIM_PODF 97107#define IMX6QDL_CLK_EIM_SLOW_PODF 98108#define IMX6QDL_CLK_VPU_AXI_PODF 99109#define IMX6QDL_CLK_CKO1_PODF 100110#define IMX6QDL_CLK_AXI 101111#define IMX6QDL_CLK_MMDC_CH0_AXI_PODF 102112#define IMX6QDL_CLK_MMDC_CH1_AXI_PODF 103113#define IMX6QDL_CLK_ARM 104114#define IMX6QDL_CLK_AHB 105115#define IMX6QDL_CLK_APBH_DMA 106116#define IMX6QDL_CLK_ASRC 107117#define IMX6QDL_CLK_CAN1_IPG 108118#define IMX6QDL_CLK_CAN1_SERIAL 109119#define IMX6QDL_CLK_CAN2_IPG 110120#define IMX6QDL_CLK_CAN2_SERIAL 111121#define IMX6QDL_CLK_ECSPI1 112122#define IMX6QDL_CLK_ECSPI2 113123#define IMX6QDL_CLK_ECSPI3 114124#define IMX6QDL_CLK_ECSPI4 115125#define IMX6Q_CLK_ECSPI5 116126#define IMX6DL_CLK_I2C4 116127#define IMX6QDL_CLK_ENET 117128#define IMX6QDL_CLK_ESAI_EXTAL 118129#define IMX6QDL_CLK_GPT_IPG 119130#define IMX6QDL_CLK_GPT_IPG_PER 120131#define IMX6QDL_CLK_GPU2D_CORE 121132#define IMX6QDL_CLK_GPU3D_CORE 122133#define IMX6QDL_CLK_HDMI_IAHB 123134#define IMX6QDL_CLK_HDMI_ISFR 124135#define IMX6QDL_CLK_I2C1 125136#define IMX6QDL_CLK_I2C2 126137#define IMX6QDL_CLK_I2C3 127138#define IMX6QDL_CLK_IIM 128139#define IMX6QDL_CLK_ENFC 129140#define IMX6QDL_CLK_IPU1 130141#define IMX6QDL_CLK_IPU1_DI0 131142#define IMX6QDL_CLK_IPU1_DI1 132143#define IMX6QDL_CLK_IPU2 133144#define IMX6QDL_CLK_IPU2_DI0 134145#define IMX6QDL_CLK_LDB_DI0 135146#define IMX6QDL_CLK_LDB_DI1 136147#define IMX6QDL_CLK_IPU2_DI1 137148#define IMX6QDL_CLK_HSI_TX 138149#define IMX6QDL_CLK_MLB 139150#define IMX6QDL_CLK_MMDC_CH0_AXI 140151#define IMX6QDL_CLK_MMDC_CH1_AXI 141152#define IMX6QDL_CLK_OCRAM 142153#define IMX6QDL_CLK_OPENVG_AXI 143154#define IMX6QDL_CLK_PCIE_AXI 144155#define IMX6QDL_CLK_PWM1 145156#define IMX6QDL_CLK_PWM2 146157#define IMX6QDL_CLK_PWM3 147158#define IMX6QDL_CLK_PWM4 148159#define IMX6QDL_CLK_PER1_BCH 149160#define IMX6QDL_CLK_GPMI_BCH_APB 150161#define IMX6QDL_CLK_GPMI_BCH 151162#define IMX6QDL_CLK_GPMI_IO 152163#define IMX6QDL_CLK_GPMI_APB 153164#define IMX6QDL_CLK_SATA 154165#define IMX6QDL_CLK_SDMA 155166#define IMX6QDL_CLK_SPBA 156167#define IMX6QDL_CLK_SSI1 157168#define IMX6QDL_CLK_SSI2 158169#define IMX6QDL_CLK_SSI3 159170#define IMX6QDL_CLK_UART_IPG 160171#define IMX6QDL_CLK_UART_SERIAL 161172#define IMX6QDL_CLK_USBOH3 162173#define IMX6QDL_CLK_USDHC1 163174#define IMX6QDL_CLK_USDHC2 164175#define IMX6QDL_CLK_USDHC3 165176#define IMX6QDL_CLK_USDHC4 166177#define IMX6QDL_CLK_VDO_AXI 167178#define IMX6QDL_CLK_VPU_AXI 168179#define IMX6QDL_CLK_CKO1 169180#define IMX6QDL_CLK_PLL1_SYS 170181#define IMX6QDL_CLK_PLL2_BUS 171182#define IMX6QDL_CLK_PLL3_USB_OTG 172183#define IMX6QDL_CLK_PLL4_AUDIO 173184#define IMX6QDL_CLK_PLL5_VIDEO 174185#define IMX6QDL_CLK_PLL8_MLB 175186#define IMX6QDL_CLK_PLL7_USB_HOST 176187#define IMX6QDL_CLK_PLL6_ENET 177188#define IMX6QDL_CLK_SSI1_IPG 178189#define IMX6QDL_CLK_SSI2_IPG 179190#define IMX6QDL_CLK_SSI3_IPG 180191#define IMX6QDL_CLK_ROM 181192#define IMX6QDL_CLK_USBPHY1 182193#define IMX6QDL_CLK_USBPHY2 183194#define IMX6QDL_CLK_LDB_DI0_DIV_3_5 184195#define IMX6QDL_CLK_LDB_DI1_DIV_3_5 185196#define IMX6QDL_CLK_SATA_REF 186197#define IMX6QDL_CLK_SATA_REF_100M 187198#define IMX6QDL_CLK_PCIE_REF 188199#define IMX6QDL_CLK_PCIE_REF_125M 189200#define IMX6QDL_CLK_ENET_REF 190201#define IMX6QDL_CLK_USBPHY1_GATE 191202#define IMX6QDL_CLK_USBPHY2_GATE 192203#define IMX6QDL_CLK_PLL4_POST_DIV 193204#define IMX6QDL_CLK_PLL5_POST_DIV 194205#define IMX6QDL_CLK_PLL5_VIDEO_DIV 195206#define IMX6QDL_CLK_EIM_SLOW 196207#define IMX6QDL_CLK_SPDIF 197208#define IMX6QDL_CLK_CKO2_SEL 198209#define IMX6QDL_CLK_CKO2_PODF 199210#define IMX6QDL_CLK_CKO2 200211#define IMX6QDL_CLK_CKO 201212#define IMX6QDL_CLK_VDOA 202213#define IMX6QDL_CLK_PLL4_AUDIO_DIV 203214#define IMX6QDL_CLK_LVDS1_SEL 204215#define IMX6QDL_CLK_LVDS2_SEL 205216#define IMX6QDL_CLK_LVDS1_GATE 206217#define IMX6QDL_CLK_LVDS2_GATE 207218#define IMX6QDL_CLK_ESAI_IPG 208219#define IMX6QDL_CLK_ESAI_MEM 209220#define IMX6QDL_CLK_ASRC_IPG 210221#define IMX6QDL_CLK_ASRC_MEM 211222#define IMX6QDL_CLK_LVDS1_IN 212223#define IMX6QDL_CLK_LVDS2_IN 213224#define IMX6QDL_CLK_ANACLK1 214225#define IMX6QDL_CLK_ANACLK2 215226#define IMX6QDL_PLL1_BYPASS_SRC 216227#define IMX6QDL_PLL2_BYPASS_SRC 217228#define IMX6QDL_PLL3_BYPASS_SRC 218229#define IMX6QDL_PLL4_BYPASS_SRC 219230#define IMX6QDL_PLL5_BYPASS_SRC 220231#define IMX6QDL_PLL6_BYPASS_SRC 221232#define IMX6QDL_PLL7_BYPASS_SRC 222233#define IMX6QDL_CLK_PLL1 223234#define IMX6QDL_CLK_PLL2 224235#define IMX6QDL_CLK_PLL3 225236#define IMX6QDL_CLK_PLL4 226237#define IMX6QDL_CLK_PLL5 227238#define IMX6QDL_CLK_PLL6 228239#define IMX6QDL_CLK_PLL7 229240#define IMX6QDL_PLL1_BYPASS 230241#define IMX6QDL_PLL2_BYPASS 231242#define IMX6QDL_PLL3_BYPASS 232243#define IMX6QDL_PLL4_BYPASS 233244#define IMX6QDL_PLL5_BYPASS 234245#define IMX6QDL_PLL6_BYPASS 235246#define IMX6QDL_PLL7_BYPASS 236247#define IMX6QDL_CLK_GPT_3M 237248#define IMX6QDL_CLK_VIDEO_27M 238249#define IMX6QDL_CLK_MIPI_CORE_CFG 239250#define IMX6QDL_CLK_MIPI_IPG 240251#define IMX6QDL_CLK_CAAM_MEM 241252#define IMX6QDL_CLK_CAAM_ACLK 242253#define IMX6QDL_CLK_CAAM_IPG 243254#define IMX6QDL_CLK_SPDIF_GCLK 244255#define IMX6QDL_CLK_UART_SEL 245256#define IMX6QDL_CLK_IPG_PER_SEL 246257#define IMX6QDL_CLK_ECSPI_SEL 247258#define IMX6QDL_CLK_CAN_SEL 248259#define IMX6QDL_CLK_MMDC_CH1_AXI_CG 249260#define IMX6QDL_CLK_PRE0 250261#define IMX6QDL_CLK_PRE1 251262#define IMX6QDL_CLK_PRE2 252263#define IMX6QDL_CLK_PRE3 253264#define IMX6QDL_CLK_PRG0_AXI 254265#define IMX6QDL_CLK_PRG1_AXI 255266#define IMX6QDL_CLK_PRG0_APB 256267#define IMX6QDL_CLK_PRG1_APB 257268#define IMX6QDL_CLK_PRE_AXI 258269#define IMX6QDL_CLK_MLB_SEL 259270#define IMX6QDL_CLK_MLB_PODF 260271#define IMX6QDL_CLK_EPIT1 261272#define IMX6QDL_CLK_EPIT2 262273#define IMX6QDL_CLK_MMDC_P0_IPG 263274#define IMX6QDL_CLK_DCIC1 264275#define IMX6QDL_CLK_DCIC2 265276#define IMX6QDL_CLK_ENET_REF_SEL 266277#define IMX6QDL_CLK_ENET_REF_PAD 267278#define IMX6QDL_CLK_END 268279 280#endif /* __DT_BINDINGS_CLOCK_IMX6QDL_H */281