50 lines · c
1/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */2/*3 * Copyright (C) 2021 Nuvoton Technologies.4 * Author: Tomer Maimon <tomer.maimon@nuvoton.com>5 *6 * Device Tree binding constants for NPCM8XX clock controller.7 */8 9#ifndef __DT_BINDINGS_CLOCK_NPCM8XX_H10#define __DT_BINDINGS_CLOCK_NPCM8XX_H11 12#define NPCM8XX_CLK_CPU 013#define NPCM8XX_CLK_GFX_PIXEL 114#define NPCM8XX_CLK_MC 215#define NPCM8XX_CLK_ADC 316#define NPCM8XX_CLK_AHB 417#define NPCM8XX_CLK_TIMER 518#define NPCM8XX_CLK_UART 619#define NPCM8XX_CLK_UART2 720#define NPCM8XX_CLK_MMC 821#define NPCM8XX_CLK_SPI3 922#define NPCM8XX_CLK_PCI 1023#define NPCM8XX_CLK_AXI 1124#define NPCM8XX_CLK_APB4 1225#define NPCM8XX_CLK_APB3 1326#define NPCM8XX_CLK_APB2 1427#define NPCM8XX_CLK_APB1 1528#define NPCM8XX_CLK_APB5 1629#define NPCM8XX_CLK_CLKOUT 1730#define NPCM8XX_CLK_GFX 1831#define NPCM8XX_CLK_SU 1932#define NPCM8XX_CLK_SU48 2033#define NPCM8XX_CLK_SDHC 2134#define NPCM8XX_CLK_SPI0 2235#define NPCM8XX_CLK_SPI1 2336#define NPCM8XX_CLK_SPIX 2437#define NPCM8XX_CLK_RG 2538#define NPCM8XX_CLK_RCP 2639#define NPCM8XX_CLK_PRE_ADC 2740#define NPCM8XX_CLK_ATB 2841#define NPCM8XX_CLK_PRE_CLK 2942#define NPCM8XX_CLK_TH 3043#define NPCM8XX_CLK_REFCLK 3144#define NPCM8XX_CLK_SYSBYPCK 3245#define NPCM8XX_CLK_MCBYPCK 3346 47#define NPCM8XX_NUM_CLOCKS (NPCM8XX_CLK_MCBYPCK + 1)48 49#endif50