239 lines · c
1/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */2 3#ifndef _DT_BINDINGS_CLK_MSM_GCC_8953_H4#define _DT_BINDINGS_CLK_MSM_GCC_8953_H5 6/* Clocks */7#define APC0_DROOP_DETECTOR_CLK_SRC 08#define APC1_DROOP_DETECTOR_CLK_SRC 19#define APSS_AHB_CLK_SRC 210#define BLSP1_QUP1_I2C_APPS_CLK_SRC 311#define BLSP1_QUP1_SPI_APPS_CLK_SRC 412#define BLSP1_QUP2_I2C_APPS_CLK_SRC 513#define BLSP1_QUP2_SPI_APPS_CLK_SRC 614#define BLSP1_QUP3_I2C_APPS_CLK_SRC 715#define BLSP1_QUP3_SPI_APPS_CLK_SRC 816#define BLSP1_QUP4_I2C_APPS_CLK_SRC 917#define BLSP1_QUP4_SPI_APPS_CLK_SRC 1018#define BLSP1_UART1_APPS_CLK_SRC 1119#define BLSP1_UART2_APPS_CLK_SRC 1220#define BLSP2_QUP1_I2C_APPS_CLK_SRC 1321#define BLSP2_QUP1_SPI_APPS_CLK_SRC 1422#define BLSP2_QUP2_I2C_APPS_CLK_SRC 1523#define BLSP2_QUP2_SPI_APPS_CLK_SRC 1624#define BLSP2_QUP3_I2C_APPS_CLK_SRC 1725#define BLSP2_QUP3_SPI_APPS_CLK_SRC 1826#define BLSP2_QUP4_I2C_APPS_CLK_SRC 1927#define BLSP2_QUP4_SPI_APPS_CLK_SRC 2028#define BLSP2_UART1_APPS_CLK_SRC 2129#define BLSP2_UART2_APPS_CLK_SRC 2230#define BYTE0_CLK_SRC 2331#define BYTE1_CLK_SRC 2432#define CAMSS_GP0_CLK_SRC 2533#define CAMSS_GP1_CLK_SRC 2634#define CAMSS_TOP_AHB_CLK_SRC 2735#define CCI_CLK_SRC 2836#define CPP_CLK_SRC 2937#define CRYPTO_CLK_SRC 3038#define CSI0PHYTIMER_CLK_SRC 3139#define CSI0P_CLK_SRC 3240#define CSI0_CLK_SRC 3341#define CSI1PHYTIMER_CLK_SRC 3442#define CSI1P_CLK_SRC 3543#define CSI1_CLK_SRC 3644#define CSI2PHYTIMER_CLK_SRC 3745#define CSI2P_CLK_SRC 3846#define CSI2_CLK_SRC 3947#define ESC0_CLK_SRC 4048#define ESC1_CLK_SRC 4149#define GCC_APC0_DROOP_DETECTOR_GPLL0_CLK 4250#define GCC_APC1_DROOP_DETECTOR_GPLL0_CLK 4351#define GCC_APSS_AHB_CLK 4452#define GCC_APSS_AXI_CLK 4553#define GCC_APSS_TCU_ASYNC_CLK 4654#define GCC_BIMC_GFX_CLK 4755#define GCC_BIMC_GPU_CLK 4856#define GCC_BLSP1_AHB_CLK 4957#define GCC_BLSP1_QUP1_I2C_APPS_CLK 5058#define GCC_BLSP1_QUP1_SPI_APPS_CLK 5159#define GCC_BLSP1_QUP2_I2C_APPS_CLK 5260#define GCC_BLSP1_QUP2_SPI_APPS_CLK 5361#define GCC_BLSP1_QUP3_I2C_APPS_CLK 5462#define GCC_BLSP1_QUP3_SPI_APPS_CLK 5563#define GCC_BLSP1_QUP4_I2C_APPS_CLK 5664#define GCC_BLSP1_QUP4_SPI_APPS_CLK 5765#define GCC_BLSP1_UART1_APPS_CLK 5866#define GCC_BLSP1_UART2_APPS_CLK 5967#define GCC_BLSP2_AHB_CLK 6068#define GCC_BLSP2_QUP1_I2C_APPS_CLK 6169#define GCC_BLSP2_QUP1_SPI_APPS_CLK 6270#define GCC_BLSP2_QUP2_I2C_APPS_CLK 6371#define GCC_BLSP2_QUP2_SPI_APPS_CLK 6472#define GCC_BLSP2_QUP3_I2C_APPS_CLK 6573#define GCC_BLSP2_QUP3_SPI_APPS_CLK 6674#define GCC_BLSP2_QUP4_I2C_APPS_CLK 6775#define GCC_BLSP2_QUP4_SPI_APPS_CLK 6876#define GCC_BLSP2_UART1_APPS_CLK 6977#define GCC_BLSP2_UART2_APPS_CLK 7078#define GCC_BOOT_ROM_AHB_CLK 7179#define GCC_CAMSS_AHB_CLK 7280#define GCC_CAMSS_CCI_AHB_CLK 7381#define GCC_CAMSS_CCI_CLK 7482#define GCC_CAMSS_CPP_AHB_CLK 7583#define GCC_CAMSS_CPP_AXI_CLK 7684#define GCC_CAMSS_CPP_CLK 7785#define GCC_CAMSS_CSI0PHYTIMER_CLK 7886#define GCC_CAMSS_CSI0PHY_CLK 7987#define GCC_CAMSS_CSI0PIX_CLK 8088#define GCC_CAMSS_CSI0RDI_CLK 8189#define GCC_CAMSS_CSI0_AHB_CLK 8290#define GCC_CAMSS_CSI0_CLK 8391#define GCC_CAMSS_CSI0_CSIPHY_3P_CLK 8492#define GCC_CAMSS_CSI1PHYTIMER_CLK 8593#define GCC_CAMSS_CSI1PHY_CLK 8694#define GCC_CAMSS_CSI1PIX_CLK 8795#define GCC_CAMSS_CSI1RDI_CLK 8896#define GCC_CAMSS_CSI1_AHB_CLK 8997#define GCC_CAMSS_CSI1_CLK 9098#define GCC_CAMSS_CSI1_CSIPHY_3P_CLK 9199#define GCC_CAMSS_CSI2PHYTIMER_CLK 92100#define GCC_CAMSS_CSI2PHY_CLK 93101#define GCC_CAMSS_CSI2PIX_CLK 94102#define GCC_CAMSS_CSI2RDI_CLK 95103#define GCC_CAMSS_CSI2_AHB_CLK 96104#define GCC_CAMSS_CSI2_CLK 97105#define GCC_CAMSS_CSI2_CSIPHY_3P_CLK 98106#define GCC_CAMSS_CSI_VFE0_CLK 99107#define GCC_CAMSS_CSI_VFE1_CLK 100108#define GCC_CAMSS_GP0_CLK 101109#define GCC_CAMSS_GP1_CLK 102110#define GCC_CAMSS_ISPIF_AHB_CLK 103111#define GCC_CAMSS_JPEG0_CLK 104112#define GCC_CAMSS_JPEG_AHB_CLK 105113#define GCC_CAMSS_JPEG_AXI_CLK 106114#define GCC_CAMSS_MCLK0_CLK 107115#define GCC_CAMSS_MCLK1_CLK 108116#define GCC_CAMSS_MCLK2_CLK 109117#define GCC_CAMSS_MCLK3_CLK 110118#define GCC_CAMSS_MICRO_AHB_CLK 111119#define GCC_CAMSS_TOP_AHB_CLK 112120#define GCC_CAMSS_VFE0_AHB_CLK 113121#define GCC_CAMSS_VFE0_AXI_CLK 114122#define GCC_CAMSS_VFE0_CLK 115123#define GCC_CAMSS_VFE1_AHB_CLK 116124#define GCC_CAMSS_VFE1_AXI_CLK 117125#define GCC_CAMSS_VFE1_CLK 118126#define GCC_CPP_TBU_CLK 119127#define GCC_CRYPTO_AHB_CLK 120128#define GCC_CRYPTO_AXI_CLK 121129#define GCC_CRYPTO_CLK 122130#define GCC_DCC_CLK 123131#define GCC_GP1_CLK 124132#define GCC_GP2_CLK 125133#define GCC_GP3_CLK 126134#define GCC_JPEG_TBU_CLK 127135#define GCC_MDP_TBU_CLK 128136#define GCC_MDSS_AHB_CLK 129137#define GCC_MDSS_AXI_CLK 130138#define GCC_MDSS_BYTE0_CLK 131139#define GCC_MDSS_BYTE1_CLK 132140#define GCC_MDSS_ESC0_CLK 133141#define GCC_MDSS_ESC1_CLK 134142#define GCC_MDSS_MDP_CLK 135143#define GCC_MDSS_PCLK0_CLK 136144#define GCC_MDSS_PCLK1_CLK 137145#define GCC_MDSS_VSYNC_CLK 138146#define GCC_MSS_CFG_AHB_CLK 139147#define GCC_MSS_Q6_BIMC_AXI_CLK 140148#define GCC_OXILI_AHB_CLK 141149#define GCC_OXILI_AON_CLK 142150#define GCC_OXILI_GFX3D_CLK 143151#define GCC_OXILI_TIMER_CLK 144152#define GCC_PCNOC_USB3_AXI_CLK 145153#define GCC_PDM2_CLK 146154#define GCC_PDM_AHB_CLK 147155#define GCC_PRNG_AHB_CLK 148156#define GCC_QDSS_DAP_CLK 149157#define GCC_QUSB_REF_CLK 150158#define GCC_RBCPR_GFX_CLK 151159#define GCC_SDCC1_AHB_CLK 152160#define GCC_SDCC1_APPS_CLK 153161#define GCC_SDCC1_ICE_CORE_CLK 154162#define GCC_SDCC2_AHB_CLK 155163#define GCC_SDCC2_APPS_CLK 156164#define GCC_SMMU_CFG_CLK 157165#define GCC_USB30_MASTER_CLK 158166#define GCC_USB30_MOCK_UTMI_CLK 159167#define GCC_USB30_SLEEP_CLK 160168#define GCC_USB3_AUX_CLK 161169#define GCC_USB3_PIPE_CLK 162170#define GCC_USB_PHY_CFG_AHB_CLK 163171#define GCC_USB_SS_REF_CLK 164172#define GCC_VENUS0_AHB_CLK 165173#define GCC_VENUS0_AXI_CLK 166174#define GCC_VENUS0_CORE0_VCODEC0_CLK 167175#define GCC_VENUS0_VCODEC0_CLK 168176#define GCC_VENUS_TBU_CLK 169177#define GCC_VFE1_TBU_CLK 170178#define GCC_VFE_TBU_CLK 171179#define GFX3D_CLK_SRC 172180#define GP1_CLK_SRC 173181#define GP2_CLK_SRC 174182#define GP3_CLK_SRC 175183#define GPLL0 176184#define GPLL0_EARLY 177185#define GPLL2 178186#define GPLL2_EARLY 179187#define GPLL3 180188#define GPLL3_EARLY 181189#define GPLL4 182190#define GPLL4_EARLY 183191#define GPLL6 184192#define GPLL6_EARLY 185193#define JPEG0_CLK_SRC 186194#define MCLK0_CLK_SRC 187195#define MCLK1_CLK_SRC 188196#define MCLK2_CLK_SRC 189197#define MCLK3_CLK_SRC 190198#define MDP_CLK_SRC 191199#define PCLK0_CLK_SRC 192200#define PCLK1_CLK_SRC 193201#define PDM2_CLK_SRC 194202#define RBCPR_GFX_CLK_SRC 195203#define SDCC1_APPS_CLK_SRC 196204#define SDCC1_ICE_CORE_CLK_SRC 197205#define SDCC2_APPS_CLK_SRC 198206#define USB30_MASTER_CLK_SRC 199207#define USB30_MOCK_UTMI_CLK_SRC 200208#define USB3_AUX_CLK_SRC 201209#define VCODEC0_CLK_SRC 202210#define VFE0_CLK_SRC 203211#define VFE1_CLK_SRC 204212#define VSYNC_CLK_SRC 205213 214/* GCC block resets */215#define GCC_CAMSS_MICRO_BCR 0216#define GCC_MSS_BCR 1217#define GCC_QUSB2_PHY_BCR 2218#define GCC_USB3PHY_PHY_BCR 3219#define GCC_USB3_PHY_BCR 4220#define GCC_USB_30_BCR 5221#define GCC_MDSS_BCR 6222#define GCC_CRYPTO_BCR 7223#define GCC_SDCC1_BCR 8224#define GCC_SDCC2_BCR 9225 226/* GDSCs */227#define CPP_GDSC 0228#define JPEG_GDSC 1229#define MDSS_GDSC 2230#define OXILI_CX_GDSC 3231#define OXILI_GX_GDSC 4232#define USB30_GDSC 5233#define VENUS_CORE0_GDSC 6234#define VENUS_GDSC 7235#define VFE0_GDSC 8236#define VFE1_GDSC 9237 238#endif239