318 lines · c
1/* SPDX-License-Identifier: GPL-2.0-only */2/*3 * Copyright (c) 2013, The Linux Foundation. All rights reserved.4 */5 6#ifndef _DT_BINDINGS_CLK_MSM_GCC_8960_H7#define _DT_BINDINGS_CLK_MSM_GCC_8960_H8 9#define AFAB_CLK_SRC 010#define AFAB_CORE_CLK 111#define SFAB_MSS_Q6_SW_A_CLK 212#define SFAB_MSS_Q6_FW_A_CLK 313#define QDSS_STM_CLK 414#define SCSS_A_CLK 515#define SCSS_H_CLK 616#define SCSS_XO_SRC_CLK 717#define AFAB_EBI1_CH0_A_CLK 818#define AFAB_EBI1_CH1_A_CLK 919#define AFAB_AXI_S0_FCLK 1020#define AFAB_AXI_S1_FCLK 1121#define AFAB_AXI_S2_FCLK 1222#define AFAB_AXI_S3_FCLK 1323#define AFAB_AXI_S4_FCLK 1424#define SFAB_CORE_CLK 1525#define SFAB_AXI_S0_FCLK 1626#define SFAB_AXI_S1_FCLK 1727#define SFAB_AXI_S2_FCLK 1828#define SFAB_AXI_S3_FCLK 1929#define SFAB_AXI_S4_FCLK 2030#define SFAB_AHB_S0_FCLK 2131#define SFAB_AHB_S1_FCLK 2232#define SFAB_AHB_S2_FCLK 2333#define SFAB_AHB_S3_FCLK 2434#define SFAB_AHB_S4_FCLK 2535#define SFAB_AHB_S5_FCLK 2636#define SFAB_AHB_S6_FCLK 2737#define SFAB_AHB_S7_FCLK 2838#define QDSS_AT_CLK_SRC 2939#define QDSS_AT_CLK 3040#define QDSS_TRACECLKIN_CLK_SRC 3141#define QDSS_TRACECLKIN_CLK 3242#define QDSS_TSCTR_CLK_SRC 3343#define QDSS_TSCTR_CLK 3444#define SFAB_ADM0_M0_A_CLK 3545#define SFAB_ADM0_M1_A_CLK 3646#define SFAB_ADM0_M2_H_CLK 3747#define ADM0_CLK 3848#define ADM0_PBUS_CLK 3949#define MSS_XPU_CLK 4050#define IMEM0_A_CLK 4151#define QDSS_H_CLK 4252#define PCIE_A_CLK 4353#define PCIE_AUX_CLK 4454#define PCIE_PHY_REF_CLK 4555#define PCIE_H_CLK 4656#define SFAB_CLK_SRC 4757#define MAHB0_CLK 4858#define Q6SW_CLK_SRC 4959#define Q6SW_CLK 5060#define Q6FW_CLK_SRC 5161#define Q6FW_CLK 5262#define SFAB_MSS_M_A_CLK 5363#define SFAB_USB3_M_A_CLK 5464#define SFAB_LPASS_Q6_A_CLK 5565#define SFAB_AFAB_M_A_CLK 5666#define AFAB_SFAB_M0_A_CLK 5767#define AFAB_SFAB_M1_A_CLK 5868#define SFAB_SATA_S_H_CLK 5969#define DFAB_CLK_SRC 6070#define DFAB_CLK 6171#define SFAB_DFAB_M_A_CLK 6272#define DFAB_SFAB_M_A_CLK 6373#define DFAB_SWAY0_H_CLK 6474#define DFAB_SWAY1_H_CLK 6575#define DFAB_ARB0_H_CLK 6676#define DFAB_ARB1_H_CLK 6777#define PPSS_H_CLK 6878#define PPSS_PROC_CLK 6979#define PPSS_TIMER0_CLK 7080#define PPSS_TIMER1_CLK 7181#define PMEM_A_CLK 7282#define DMA_BAM_H_CLK 7383#define SIC_H_CLK 7484#define SPS_TIC_H_CLK 7585#define SLIMBUS_H_CLK 7686#define SLIMBUS_XO_SRC_CLK 7787#define CFPB_2X_CLK_SRC 7888#define CFPB_CLK 7989#define CFPB0_H_CLK 8090#define CFPB1_H_CLK 8191#define CFPB2_H_CLK 8292#define SFAB_CFPB_M_H_CLK 8393#define CFPB_MASTER_H_CLK 8494#define SFAB_CFPB_S_H_CLK 8595#define CFPB_SPLITTER_H_CLK 8696#define TSIF_H_CLK 8797#define TSIF_INACTIVITY_TIMERS_CLK 8898#define TSIF_REF_SRC 8999#define TSIF_REF_CLK 90100#define CE1_H_CLK 91101#define CE1_CORE_CLK 92102#define CE1_SLEEP_CLK 93103#define CE2_H_CLK 94104#define CE2_CORE_CLK 95105#define SFPB_H_CLK_SRC 97106#define SFPB_H_CLK 98107#define SFAB_SFPB_M_H_CLK 99108#define SFAB_SFPB_S_H_CLK 100109#define RPM_PROC_CLK 101110#define RPM_BUS_H_CLK 102111#define RPM_SLEEP_CLK 103112#define RPM_TIMER_CLK 104113#define RPM_MSG_RAM_H_CLK 105114#define PMIC_ARB0_H_CLK 106115#define PMIC_ARB1_H_CLK 107116#define PMIC_SSBI2_SRC 108117#define PMIC_SSBI2_CLK 109118#define SDC1_H_CLK 110119#define SDC2_H_CLK 111120#define SDC3_H_CLK 112121#define SDC4_H_CLK 113122#define SDC5_H_CLK 114123#define SDC1_SRC 115124#define SDC2_SRC 116125#define SDC3_SRC 117126#define SDC4_SRC 118127#define SDC5_SRC 119128#define SDC1_CLK 120129#define SDC2_CLK 121130#define SDC3_CLK 122131#define SDC4_CLK 123132#define SDC5_CLK 124133#define DFAB_A2_H_CLK 125134#define USB_HS1_H_CLK 126135#define USB_HS1_XCVR_SRC 127136#define USB_HS1_XCVR_CLK 128137#define USB_HSIC_H_CLK 129138#define USB_HSIC_XCVR_FS_SRC 130139#define USB_HSIC_XCVR_FS_CLK 131140#define USB_HSIC_SYSTEM_CLK_SRC 132141#define USB_HSIC_SYSTEM_CLK 133142#define CFPB0_C0_H_CLK 134143#define CFPB0_C1_H_CLK 135144#define CFPB0_D0_H_CLK 136145#define CFPB0_D1_H_CLK 137146#define USB_FS1_H_CLK 138147#define USB_FS1_XCVR_FS_SRC 139148#define USB_FS1_XCVR_FS_CLK 140149#define USB_FS1_SYSTEM_CLK 141150#define USB_FS2_H_CLK 142151#define USB_FS2_XCVR_FS_SRC 143152#define USB_FS2_XCVR_FS_CLK 144153#define USB_FS2_SYSTEM_CLK 145154#define GSBI_COMMON_SIM_SRC 146155#define GSBI1_H_CLK 147156#define GSBI2_H_CLK 148157#define GSBI3_H_CLK 149158#define GSBI4_H_CLK 150159#define GSBI5_H_CLK 151160#define GSBI6_H_CLK 152161#define GSBI7_H_CLK 153162#define GSBI8_H_CLK 154163#define GSBI9_H_CLK 155164#define GSBI10_H_CLK 156165#define GSBI11_H_CLK 157166#define GSBI12_H_CLK 158167#define GSBI1_UART_SRC 159168#define GSBI1_UART_CLK 160169#define GSBI2_UART_SRC 161170#define GSBI2_UART_CLK 162171#define GSBI3_UART_SRC 163172#define GSBI3_UART_CLK 164173#define GSBI4_UART_SRC 165174#define GSBI4_UART_CLK 166175#define GSBI5_UART_SRC 167176#define GSBI5_UART_CLK 168177#define GSBI6_UART_SRC 169178#define GSBI6_UART_CLK 170179#define GSBI7_UART_SRC 171180#define GSBI7_UART_CLK 172181#define GSBI8_UART_SRC 173182#define GSBI8_UART_CLK 174183#define GSBI9_UART_SRC 175184#define GSBI9_UART_CLK 176185#define GSBI10_UART_SRC 177186#define GSBI10_UART_CLK 178187#define GSBI11_UART_SRC 179188#define GSBI11_UART_CLK 180189#define GSBI12_UART_SRC 181190#define GSBI12_UART_CLK 182191#define GSBI1_QUP_SRC 183192#define GSBI1_QUP_CLK 184193#define GSBI2_QUP_SRC 185194#define GSBI2_QUP_CLK 186195#define GSBI3_QUP_SRC 187196#define GSBI3_QUP_CLK 188197#define GSBI4_QUP_SRC 189198#define GSBI4_QUP_CLK 190199#define GSBI5_QUP_SRC 191200#define GSBI5_QUP_CLK 192201#define GSBI6_QUP_SRC 193202#define GSBI6_QUP_CLK 194203#define GSBI7_QUP_SRC 195204#define GSBI7_QUP_CLK 196205#define GSBI8_QUP_SRC 197206#define GSBI8_QUP_CLK 198207#define GSBI9_QUP_SRC 199208#define GSBI9_QUP_CLK 200209#define GSBI10_QUP_SRC 201210#define GSBI10_QUP_CLK 202211#define GSBI11_QUP_SRC 203212#define GSBI11_QUP_CLK 204213#define GSBI12_QUP_SRC 205214#define GSBI12_QUP_CLK 206215#define GSBI1_SIM_CLK 207216#define GSBI2_SIM_CLK 208217#define GSBI3_SIM_CLK 209218#define GSBI4_SIM_CLK 210219#define GSBI5_SIM_CLK 211220#define GSBI6_SIM_CLK 212221#define GSBI7_SIM_CLK 213222#define GSBI8_SIM_CLK 214223#define GSBI9_SIM_CLK 215224#define GSBI10_SIM_CLK 216225#define GSBI11_SIM_CLK 217226#define GSBI12_SIM_CLK 218227#define USB_HSIC_HSIC_CLK_SRC 219228#define USB_HSIC_HSIC_CLK 220229#define USB_HSIC_HSIO_CAL_CLK 221230#define SPDM_CFG_H_CLK 222231#define SPDM_MSTR_H_CLK 223232#define SPDM_FF_CLK_SRC 224233#define SPDM_FF_CLK 225234#define SEC_CTRL_CLK 226235#define SEC_CTRL_ACC_CLK_SRC 227236#define SEC_CTRL_ACC_CLK 228237#define TLMM_H_CLK 229238#define TLMM_CLK 230239#define SFAB_MSS_S_H_CLK 231240#define MSS_SLP_CLK 232241#define MSS_Q6SW_JTAG_CLK 233242#define MSS_Q6FW_JTAG_CLK 234243#define MSS_S_H_CLK 235244#define MSS_CXO_SRC_CLK 236245#define SATA_H_CLK 237246#define SATA_CLK_SRC 238247#define SATA_RXOOB_CLK 239248#define SATA_PMALIVE_CLK 240249#define SATA_PHY_REF_CLK 241250#define TSSC_CLK_SRC 242251#define TSSC_CLK 243252#define PDM_SRC 244253#define PDM_CLK 245254#define GP0_SRC 246255#define GP0_CLK 247256#define GP1_SRC 248257#define GP1_CLK 249258#define GP2_SRC 250259#define GP2_CLK 251260#define MPM_CLK 252261#define EBI1_CLK_SRC 253262#define EBI1_CH0_CLK 254263#define EBI1_CH1_CLK 255264#define EBI1_2X_CLK 256265#define EBI1_CH0_DQ_CLK 257266#define EBI1_CH1_DQ_CLK 258267#define EBI1_CH0_CA_CLK 259268#define EBI1_CH1_CA_CLK 260269#define EBI1_XO_CLK 261270#define SFAB_SMPSS_S_H_CLK 262271#define PRNG_SRC 263272#define PRNG_CLK 264273#define PXO_SRC 265274#define LPASS_CXO_CLK 266275#define LPASS_PXO_CLK 267276#define SPDM_CY_PORT0_CLK 268277#define SPDM_CY_PORT1_CLK 269278#define SPDM_CY_PORT2_CLK 270279#define SPDM_CY_PORT3_CLK 271280#define SPDM_CY_PORT4_CLK 272281#define SPDM_CY_PORT5_CLK 273282#define SPDM_CY_PORT6_CLK 274283#define SPDM_CY_PORT7_CLK 275284#define PLL0 276285#define PLL0_VOTE 277286#define PLL3 278287#define PLL3_VOTE 279288#define PLL4_VOTE 280289#define PLL5 281290#define PLL5_VOTE 282291#define PLL6 283292#define PLL6_VOTE 284293#define PLL7_VOTE 285294#define PLL8 286295#define PLL8_VOTE 287296#define PLL9 288297#define PLL10 289298#define PLL11 290299#define PLL12 291300#define PLL13 292301#define PLL14 293302#define PLL14_VOTE 294303#define USB_HS3_H_CLK 295304#define USB_HS3_XCVR_SRC 296305#define USB_HS3_XCVR_CLK 297306#define USB_HS4_H_CLK 298307#define USB_HS4_XCVR_SRC 299308#define USB_HS4_XCVR_CLK 300309#define SATA_PHY_CFG_CLK 301310#define SATA_A_CLK 302311#define CE3_SRC 303312#define CE3_CORE_CLK 304313#define CE3_H_CLK 305314#define PLL16 306315#define PLL17 307316 317#endif318