158 lines · c
1/* SPDX-License-Identifier: GPL-2.0 */2/*3 * Copyright (c) 2016-2017, The Linux Foundation. All rights reserved.4 * Copyright (c) 2018, Craig Tatlor.5 */6 7#ifndef _DT_BINDINGS_CLK_MSM_GCC_660_H8#define _DT_BINDINGS_CLK_MSM_GCC_660_H9 10#define BLSP1_QUP1_I2C_APPS_CLK_SRC 011#define BLSP1_QUP1_SPI_APPS_CLK_SRC 112#define BLSP1_QUP2_I2C_APPS_CLK_SRC 213#define BLSP1_QUP2_SPI_APPS_CLK_SRC 314#define BLSP1_QUP3_I2C_APPS_CLK_SRC 415#define BLSP1_QUP3_SPI_APPS_CLK_SRC 516#define BLSP1_QUP4_I2C_APPS_CLK_SRC 617#define BLSP1_QUP4_SPI_APPS_CLK_SRC 718#define BLSP1_UART1_APPS_CLK_SRC 819#define BLSP1_UART2_APPS_CLK_SRC 920#define BLSP2_QUP1_I2C_APPS_CLK_SRC 1021#define BLSP2_QUP1_SPI_APPS_CLK_SRC 1122#define BLSP2_QUP2_I2C_APPS_CLK_SRC 1223#define BLSP2_QUP2_SPI_APPS_CLK_SRC 1324#define BLSP2_QUP3_I2C_APPS_CLK_SRC 1425#define BLSP2_QUP3_SPI_APPS_CLK_SRC 1526#define BLSP2_QUP4_I2C_APPS_CLK_SRC 1627#define BLSP2_QUP4_SPI_APPS_CLK_SRC 1728#define BLSP2_UART1_APPS_CLK_SRC 1829#define BLSP2_UART2_APPS_CLK_SRC 1930#define GCC_AGGRE2_UFS_AXI_CLK 2031#define GCC_AGGRE2_USB3_AXI_CLK 2132#define GCC_BIMC_GFX_CLK 2233#define GCC_BIMC_HMSS_AXI_CLK 2334#define GCC_BIMC_MSS_Q6_AXI_CLK 2435#define GCC_BLSP1_AHB_CLK 2536#define GCC_BLSP1_QUP1_I2C_APPS_CLK 2637#define GCC_BLSP1_QUP1_SPI_APPS_CLK 2738#define GCC_BLSP1_QUP2_I2C_APPS_CLK 2839#define GCC_BLSP1_QUP2_SPI_APPS_CLK 2940#define GCC_BLSP1_QUP3_I2C_APPS_CLK 3041#define GCC_BLSP1_QUP3_SPI_APPS_CLK 3142#define GCC_BLSP1_QUP4_I2C_APPS_CLK 3243#define GCC_BLSP1_QUP4_SPI_APPS_CLK 3344#define GCC_BLSP1_UART1_APPS_CLK 3445#define GCC_BLSP1_UART2_APPS_CLK 3546#define GCC_BLSP2_AHB_CLK 3647#define GCC_BLSP2_QUP1_I2C_APPS_CLK 3748#define GCC_BLSP2_QUP1_SPI_APPS_CLK 3849#define GCC_BLSP2_QUP2_I2C_APPS_CLK 3950#define GCC_BLSP2_QUP2_SPI_APPS_CLK 4051#define GCC_BLSP2_QUP3_I2C_APPS_CLK 4152#define GCC_BLSP2_QUP3_SPI_APPS_CLK 4253#define GCC_BLSP2_QUP4_I2C_APPS_CLK 4354#define GCC_BLSP2_QUP4_SPI_APPS_CLK 4455#define GCC_BLSP2_UART1_APPS_CLK 4556#define GCC_BLSP2_UART2_APPS_CLK 4657#define GCC_BOOT_ROM_AHB_CLK 4758#define GCC_CFG_NOC_USB2_AXI_CLK 4859#define GCC_CFG_NOC_USB3_AXI_CLK 4960#define GCC_DCC_AHB_CLK 5061#define GCC_GP1_CLK 5162#define GCC_GP2_CLK 5263#define GCC_GP3_CLK 5364#define GCC_GPU_BIMC_GFX_CLK 5465#define GCC_GPU_CFG_AHB_CLK 5566#define GCC_GPU_GPLL0_CLK 5667#define GCC_GPU_GPLL0_DIV_CLK 5768#define GCC_HMSS_DVM_BUS_CLK 5869#define GCC_HMSS_RBCPR_CLK 5970#define GCC_MMSS_GPLL0_CLK 6071#define GCC_MMSS_GPLL0_DIV_CLK 6172#define GCC_MMSS_NOC_CFG_AHB_CLK 6273#define GCC_MMSS_SYS_NOC_AXI_CLK 6374#define GCC_MSS_CFG_AHB_CLK 6475#define GCC_MSS_GPLL0_DIV_CLK 6576#define GCC_MSS_MNOC_BIMC_AXI_CLK 6677#define GCC_MSS_Q6_BIMC_AXI_CLK 6778#define GCC_MSS_SNOC_AXI_CLK 6879#define GCC_PDM2_CLK 6980#define GCC_PDM_AHB_CLK 7081#define GCC_PRNG_AHB_CLK 7182#define GCC_QSPI_AHB_CLK 7283#define GCC_QSPI_SER_CLK 7384#define GCC_SDCC1_AHB_CLK 7485#define GCC_SDCC1_APPS_CLK 7586#define GCC_SDCC1_ICE_CORE_CLK 7687#define GCC_SDCC2_AHB_CLK 7788#define GCC_SDCC2_APPS_CLK 7889#define GCC_UFS_AHB_CLK 7990#define GCC_UFS_AXI_CLK 8091#define GCC_UFS_CLKREF_CLK 8192#define GCC_UFS_ICE_CORE_CLK 8293#define GCC_UFS_PHY_AUX_CLK 8394#define GCC_UFS_RX_SYMBOL_0_CLK 8495#define GCC_UFS_RX_SYMBOL_1_CLK 8596#define GCC_UFS_TX_SYMBOL_0_CLK 8697#define GCC_UFS_UNIPRO_CORE_CLK 8798#define GCC_USB20_MASTER_CLK 8899#define GCC_USB20_MOCK_UTMI_CLK 89100#define GCC_USB20_SLEEP_CLK 90101#define GCC_USB30_MASTER_CLK 91102#define GCC_USB30_MOCK_UTMI_CLK 92103#define GCC_USB30_SLEEP_CLK 93104#define GCC_USB3_CLKREF_CLK 94105#define GCC_USB3_PHY_AUX_CLK 95106#define GCC_USB3_PHY_PIPE_CLK 96107#define GCC_USB_PHY_CFG_AHB2PHY_CLK 97108#define GP1_CLK_SRC 98109#define GP2_CLK_SRC 99110#define GP3_CLK_SRC 100111#define GPLL0 101112#define GPLL0_EARLY 102113#define GPLL1 103114#define GPLL1_EARLY 104115#define GPLL4 105116#define GPLL4_EARLY 106117#define HMSS_GPLL0_CLK_SRC 107118#define HMSS_GPLL4_CLK_SRC 108119#define HMSS_RBCPR_CLK_SRC 109120#define PDM2_CLK_SRC 110121#define QSPI_SER_CLK_SRC 111122#define SDCC1_APPS_CLK_SRC 112123#define SDCC1_ICE_CORE_CLK_SRC 113124#define SDCC2_APPS_CLK_SRC 114125#define UFS_AXI_CLK_SRC 115126#define UFS_ICE_CORE_CLK_SRC 116127#define UFS_PHY_AUX_CLK_SRC 117128#define UFS_UNIPRO_CORE_CLK_SRC 118129#define USB20_MASTER_CLK_SRC 119130#define USB20_MOCK_UTMI_CLK_SRC 120131#define USB30_MASTER_CLK_SRC 121132#define USB30_MOCK_UTMI_CLK_SRC 122133#define USB3_PHY_AUX_CLK_SRC 123134#define GPLL0_OUT_MSSCC 124135#define GCC_UFS_AXI_HW_CTL_CLK 125136#define GCC_UFS_ICE_CORE_HW_CTL_CLK 126137#define GCC_UFS_PHY_AUX_HW_CTL_CLK 127138#define GCC_UFS_UNIPRO_CORE_HW_CTL_CLK 128139#define GCC_RX0_USB2_CLKREF_CLK 129140#define GCC_RX1_USB2_CLKREF_CLK 130141 142#define PCIE_0_GDSC 0143#define UFS_GDSC 1144#define USB_30_GDSC 2145 146#define GCC_QUSB2PHY_PRIM_BCR 0147#define GCC_QUSB2PHY_SEC_BCR 1148#define GCC_UFS_BCR 2149#define GCC_USB3_DP_PHY_BCR 3150#define GCC_USB3_PHY_BCR 4151#define GCC_USB3PHY_PHY_BCR 5152#define GCC_USB_20_BCR 6153#define GCC_USB_30_BCR 7154#define GCC_USB_PHY_CFG_AHB2PHY_BCR 8155#define GCC_MSS_RESTART 9156 157#endif158