138 lines · c
1/* SPDX-License-Identifier: GPL-2.0-only */2/*3 * Copyright (c) 2013, The Linux Foundation. All rights reserved.4 */5 6#ifndef _DT_BINDINGS_CLK_MSM_MMCC_8960_H7#define _DT_BINDINGS_CLK_MSM_MMCC_8960_H8 9#define MMSS_AHB_SRC 010#define FAB_AHB_CLK 111#define APU_AHB_CLK 212#define TV_ENC_AHB_CLK 313#define AMP_AHB_CLK 414#define DSI2_S_AHB_CLK 515#define JPEGD_AHB_CLK 616#define GFX2D0_AHB_CLK 717#define DSI_S_AHB_CLK 818#define DSI2_M_AHB_CLK 919#define VPE_AHB_CLK 1020#define SMMU_AHB_CLK 1121#define HDMI_M_AHB_CLK 1222#define VFE_AHB_CLK 1323#define ROT_AHB_CLK 1424#define VCODEC_AHB_CLK 1525#define MDP_AHB_CLK 1626#define DSI_M_AHB_CLK 1727#define CSI_AHB_CLK 1828#define MMSS_IMEM_AHB_CLK 1929#define IJPEG_AHB_CLK 2030#define HDMI_S_AHB_CLK 2131#define GFX3D_AHB_CLK 2232#define GFX2D1_AHB_CLK 2333#define MMSS_FPB_CLK 2434#define MMSS_AXI_SRC 2535#define MMSS_FAB_CORE 2636#define FAB_MSP_AXI_CLK 2737#define JPEGD_AXI_CLK 2838#define GMEM_AXI_CLK 2939#define MDP_AXI_CLK 3040#define MMSS_IMEM_AXI_CLK 3141#define IJPEG_AXI_CLK 3242#define GFX3D_AXI_CLK 3343#define VCODEC_AXI_CLK 3444#define VFE_AXI_CLK 3545#define VPE_AXI_CLK 3646#define ROT_AXI_CLK 3747#define VCODEC_AXI_A_CLK 3848#define VCODEC_AXI_B_CLK 3949#define MM_AXI_S3_FCLK 4050#define MM_AXI_S2_FCLK 4151#define MM_AXI_S1_FCLK 4252#define MM_AXI_S0_FCLK 4353#define MM_AXI_S2_CLK 4454#define MM_AXI_S1_CLK 4555#define MM_AXI_S0_CLK 4656#define CSI0_SRC 4757#define CSI0_CLK 4858#define CSI0_PHY_CLK 4959#define CSI1_SRC 5060#define CSI1_CLK 5161#define CSI1_PHY_CLK 5262#define CSI2_SRC 5363#define CSI2_CLK 5464#define CSI2_PHY_CLK 5565#define DSI_SRC 5666#define DSI_CLK 5767#define CSI_PIX_CLK 5868#define CSI_RDI_CLK 5969#define MDP_VSYNC_CLK 6070#define HDMI_DIV_CLK 6171#define HDMI_APP_CLK 6272#define CSI_PIX1_CLK 6373#define CSI_RDI2_CLK 6474#define CSI_RDI1_CLK 6575#define GFX2D0_SRC 6676#define GFX2D0_CLK 6777#define GFX2D1_SRC 6878#define GFX2D1_CLK 6979#define GFX3D_SRC 7080#define GFX3D_CLK 7181#define IJPEG_SRC 7282#define IJPEG_CLK 7383#define JPEGD_SRC 7484#define JPEGD_CLK 7585#define MDP_SRC 7686#define MDP_CLK 7787#define MDP_LUT_CLK 7888#define DSI2_PIXEL_SRC 7989#define DSI2_PIXEL_CLK 8090#define DSI2_SRC 8191#define DSI2_CLK 8292#define DSI1_BYTE_SRC 8393#define DSI1_BYTE_CLK 8494#define DSI2_BYTE_SRC 8595#define DSI2_BYTE_CLK 8696#define DSI1_ESC_SRC 8797#define DSI1_ESC_CLK 8898#define DSI2_ESC_SRC 8999#define DSI2_ESC_CLK 90100#define ROT_SRC 91101#define ROT_CLK 92102#define TV_ENC_CLK 93103#define TV_DAC_CLK 94104#define HDMI_TV_CLK 95105#define MDP_TV_CLK 96106#define TV_SRC 97107#define VCODEC_SRC 98108#define VCODEC_CLK 99109#define VFE_SRC 100110#define VFE_CLK 101111#define VFE_CSI_CLK 102112#define VPE_SRC 103113#define VPE_CLK 104114#define DSI_PIXEL_SRC 105115#define DSI_PIXEL_CLK 106116#define CAMCLK0_SRC 107117#define CAMCLK0_CLK 108118#define CAMCLK1_SRC 109119#define CAMCLK1_CLK 110120#define CAMCLK2_SRC 111121#define CAMCLK2_CLK 112122#define CSIPHYTIMER_SRC 113123#define CSIPHY2_TIMER_CLK 114124#define CSIPHY1_TIMER_CLK 115125#define CSIPHY0_TIMER_CLK 116126#define PLL1 117127#define PLL2 118128#define RGB_TV_CLK 119129#define NPL_TV_CLK 120130#define VCAP_AHB_CLK 121131#define VCAP_AXI_CLK 122132#define VCAP_SRC 123133#define VCAP_CLK 124134#define VCAP_NPL_CLK 125135#define PLL15 126136 137#endif138