163 lines · c
1/* SPDX-License-Identifier: GPL-2.0 */2/*3 * Copyright (c) 2020, The Linux Foundation. All rights reserved.4 */5 6#ifndef _DT_BINDINGS_CLK_MSM_MMCC_660_H7#define _DT_BINDINGS_CLK_MSM_MMCC_660_H8 9#define AHB_CLK_SRC 010#define BYTE0_CLK_SRC 111#define BYTE1_CLK_SRC 212#define CAMSS_GP0_CLK_SRC 313#define CAMSS_GP1_CLK_SRC 414#define CCI_CLK_SRC 515#define CPP_CLK_SRC 616#define CSI0_CLK_SRC 717#define CSI0PHYTIMER_CLK_SRC 818#define CSI1_CLK_SRC 919#define CSI1PHYTIMER_CLK_SRC 1020#define CSI2_CLK_SRC 1121#define CSI2PHYTIMER_CLK_SRC 1222#define CSI3_CLK_SRC 1323#define CSIPHY_CLK_SRC 1424#define DP_AUX_CLK_SRC 1525#define DP_CRYPTO_CLK_SRC 1626#define DP_GTC_CLK_SRC 1727#define DP_LINK_CLK_SRC 1828#define DP_PIXEL_CLK_SRC 1929#define ESC0_CLK_SRC 2030#define ESC1_CLK_SRC 2131#define JPEG0_CLK_SRC 2232#define MCLK0_CLK_SRC 2333#define MCLK1_CLK_SRC 2434#define MCLK2_CLK_SRC 2535#define MCLK3_CLK_SRC 2636#define MDP_CLK_SRC 2737#define MMPLL0_PLL 2838#define MMPLL10_PLL 2939#define MMPLL1_PLL 3040#define MMPLL3_PLL 3141#define MMPLL4_PLL 3242#define MMPLL5_PLL 3343#define MMPLL6_PLL 3444#define MMPLL7_PLL 3545#define MMPLL8_PLL 3646#define BIMC_SMMU_AHB_CLK 3747#define BIMC_SMMU_AXI_CLK 3848#define CAMSS_AHB_CLK 3949#define CAMSS_CCI_AHB_CLK 4050#define CAMSS_CCI_CLK 4151#define CAMSS_CPHY_CSID0_CLK 4252#define CAMSS_CPHY_CSID1_CLK 4353#define CAMSS_CPHY_CSID2_CLK 4454#define CAMSS_CPHY_CSID3_CLK 4555#define CAMSS_CPP_AHB_CLK 4656#define CAMSS_CPP_AXI_CLK 4757#define CAMSS_CPP_CLK 4858#define CAMSS_CPP_VBIF_AHB_CLK 4959#define CAMSS_CSI0_AHB_CLK 5060#define CAMSS_CSI0_CLK 5161#define CAMSS_CSI0PHYTIMER_CLK 5262#define CAMSS_CSI0PIX_CLK 5363#define CAMSS_CSI0RDI_CLK 5464#define CAMSS_CSI1_AHB_CLK 5565#define CAMSS_CSI1_CLK 5666#define CAMSS_CSI1PHYTIMER_CLK 5767#define CAMSS_CSI1PIX_CLK 5868#define CAMSS_CSI1RDI_CLK 5969#define CAMSS_CSI2_AHB_CLK 6070#define CAMSS_CSI2_CLK 6171#define CAMSS_CSI2PHYTIMER_CLK 6272#define CAMSS_CSI2PIX_CLK 6373#define CAMSS_CSI2RDI_CLK 6474#define CAMSS_CSI3_AHB_CLK 6575#define CAMSS_CSI3_CLK 6676#define CAMSS_CSI3PIX_CLK 6777#define CAMSS_CSI3RDI_CLK 6878#define CAMSS_CSI_VFE0_CLK 6979#define CAMSS_CSI_VFE1_CLK 7080#define CAMSS_CSIPHY0_CLK 7181#define CAMSS_CSIPHY1_CLK 7282#define CAMSS_CSIPHY2_CLK 7383#define CAMSS_GP0_CLK 7484#define CAMSS_GP1_CLK 7585#define CAMSS_ISPIF_AHB_CLK 7686#define CAMSS_JPEG0_CLK 7787#define CAMSS_JPEG_AHB_CLK 7888#define CAMSS_JPEG_AXI_CLK 7989#define CAMSS_MCLK0_CLK 8090#define CAMSS_MCLK1_CLK 8191#define CAMSS_MCLK2_CLK 8292#define CAMSS_MCLK3_CLK 8393#define CAMSS_MICRO_AHB_CLK 8494#define CAMSS_TOP_AHB_CLK 8595#define CAMSS_VFE0_AHB_CLK 8696#define CAMSS_VFE0_CLK 8797#define CAMSS_VFE0_STREAM_CLK 8898#define CAMSS_VFE1_AHB_CLK 8999#define CAMSS_VFE1_CLK 90100#define CAMSS_VFE1_STREAM_CLK 91101#define CAMSS_VFE_VBIF_AHB_CLK 92102#define CAMSS_VFE_VBIF_AXI_CLK 93103#define CSIPHY_AHB2CRIF_CLK 94104#define CXO_CLK 95105#define MDSS_AHB_CLK 96106#define MDSS_AXI_CLK 97107#define MDSS_BYTE0_CLK 98108#define MDSS_BYTE0_INTF_CLK 99109#define MDSS_BYTE0_INTF_DIV_CLK 100110#define MDSS_BYTE1_CLK 101111#define MDSS_BYTE1_INTF_CLK 102112#define MDSS_DP_AUX_CLK 103113#define MDSS_DP_CRYPTO_CLK 104114#define MDSS_DP_GTC_CLK 105115#define MDSS_DP_LINK_CLK 106116#define MDSS_DP_LINK_INTF_CLK 107117#define MDSS_DP_PIXEL_CLK 108118#define MDSS_ESC0_CLK 109119#define MDSS_ESC1_CLK 110120#define MDSS_HDMI_DP_AHB_CLK 111121#define MDSS_MDP_CLK 112122#define MDSS_PCLK0_CLK 113123#define MDSS_PCLK1_CLK 114124#define MDSS_ROT_CLK 115125#define MDSS_VSYNC_CLK 116126#define MISC_AHB_CLK 117127#define MISC_CXO_CLK 118128#define MNOC_AHB_CLK 119129#define SNOC_DVM_AXI_CLK 120130#define THROTTLE_CAMSS_AHB_CLK 121131#define THROTTLE_CAMSS_AXI_CLK 122132#define THROTTLE_MDSS_AHB_CLK 123133#define THROTTLE_MDSS_AXI_CLK 124134#define THROTTLE_VIDEO_AHB_CLK 125135#define THROTTLE_VIDEO_AXI_CLK 126136#define VIDEO_AHB_CLK 127137#define VIDEO_AXI_CLK 128138#define VIDEO_CORE_CLK 129139#define VIDEO_SUBCORE0_CLK 130140#define PCLK0_CLK_SRC 131141#define PCLK1_CLK_SRC 132142#define ROT_CLK_SRC 133143#define VFE0_CLK_SRC 134144#define VFE1_CLK_SRC 135145#define VIDEO_CORE_CLK_SRC 136146#define VSYNC_CLK_SRC 137147#define MDSS_BYTE1_INTF_DIV_CLK 138148#define AXI_CLK_SRC 139149 150#define VENUS_GDSC 0151#define VENUS_CORE0_GDSC 1152#define MDSS_GDSC 2153#define CAMSS_TOP_GDSC 3154#define CAMSS_VFE0_GDSC 4155#define CAMSS_VFE1_GDSC 5156#define CAMSS_CPP_GDSC 6157#define BIMC_SMMU_GDSC 7158 159#define CAMSS_MICRO_BCR 0160 161#endif162 163