21 lines · c
1/* SPDX-License-Identifier: GPL-2.02 *3 * Copyright (C) 2018 Renesas Electronics Corp.4 *5 */6 7#ifndef __DT_BINDINGS_CLOCK_R7S9210_CPG_MSSR_H__8#define __DT_BINDINGS_CLOCK_R7S9210_CPG_MSSR_H__9 10#include <dt-bindings/clock/renesas-cpg-mssr.h>11 12/* R7S9210 CPG Core Clocks */13#define R7S9210_CLK_I 014#define R7S9210_CLK_G 115#define R7S9210_CLK_B 216#define R7S9210_CLK_P1 317#define R7S9210_CLK_P1C 418#define R7S9210_CLK_P0 519 20#endif /* __DT_BINDINGS_CLOCK_R7S9210_CPG_MSSR_H__ */21