25 lines · c
1/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */2/*3 * Copyright (C) 2019 SiFive, Inc.4 * Wesley Terpstra5 * Paul Walmsley6 * Zong Li7 */8 9#ifndef __DT_BINDINGS_CLOCK_SIFIVE_FU740_PRCI_H10#define __DT_BINDINGS_CLOCK_SIFIVE_FU740_PRCI_H11 12/* Clock indexes for use by Device Tree data and the PRCI driver */13 14#define FU740_PRCI_CLK_COREPLL 015#define FU740_PRCI_CLK_DDRPLL 116#define FU740_PRCI_CLK_GEMGXLPLL 217#define FU740_PRCI_CLK_DVFSCOREPLL 318#define FU740_PRCI_CLK_HFPCLKPLL 419#define FU740_PRCI_CLK_CLTXPLL 520#define FU740_PRCI_CLK_TLCLK 621#define FU740_PRCI_CLK_PCLK 722#define FU740_PRCI_CLK_PCIE_AUX 823 24#endif /* __DT_BINDINGS_CLOCK_SIFIVE_FU740_PRCI_H */25