brintos

brintos / linux-shallow public Read only

0
0
Text · 3.9 KiB · fdbfb40 Raw
159 lines · c
1/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */2/*3 * Copyright (C) 2020 huangzhenwei@allwinnertech.com4 * Copyright (C) 2021 Samuel Holland <samuel@sholland.org>5 */6 7#ifndef _DT_BINDINGS_CLK_SUN20I_D1_CCU_H_8#define _DT_BINDINGS_CLK_SUN20I_D1_CCU_H_9 10#define CLK_PLL_CPUX		011#define CLK_PLL_DDR0		112#define CLK_PLL_PERIPH0_4X	213#define CLK_PLL_PERIPH0_2X	314#define CLK_PLL_PERIPH0_800M	415#define CLK_PLL_PERIPH0		516#define CLK_PLL_PERIPH0_DIV3	617#define CLK_PLL_VIDEO0_4X	718#define CLK_PLL_VIDEO0_2X	819#define CLK_PLL_VIDEO0		920#define CLK_PLL_VIDEO1_4X	1021#define CLK_PLL_VIDEO1_2X	1122#define CLK_PLL_VIDEO1		1223#define CLK_PLL_VE		1324#define CLK_PLL_AUDIO0_4X	1425#define CLK_PLL_AUDIO0_2X	1526#define CLK_PLL_AUDIO0		1627#define CLK_PLL_AUDIO1		1728#define CLK_PLL_AUDIO1_DIV2	1829#define CLK_PLL_AUDIO1_DIV5	1930#define CLK_CPUX		2031#define CLK_CPUX_AXI		2132#define CLK_CPUX_APB		2233#define CLK_PSI_AHB		2334#define CLK_APB0		2435#define CLK_APB1		2536#define CLK_MBUS		2637#define CLK_DE			2738#define CLK_BUS_DE		2839#define CLK_DI			2940#define CLK_BUS_DI		3041#define CLK_G2D			3142#define CLK_BUS_G2D		3243#define CLK_CE			3344#define CLK_BUS_CE		3445#define CLK_VE			3546#define CLK_BUS_VE		3647#define CLK_BUS_DMA		3748#define CLK_BUS_MSGBOX0		3849#define CLK_BUS_MSGBOX1		3950#define CLK_BUS_MSGBOX2		4051#define CLK_BUS_SPINLOCK	4152#define CLK_BUS_HSTIMER		4253#define CLK_AVS			4354#define CLK_BUS_DBG		4455#define CLK_BUS_PWM		4556#define CLK_BUS_IOMMU		4657#define CLK_DRAM		4758#define CLK_MBUS_DMA		4859#define CLK_MBUS_VE		4960#define CLK_MBUS_CE		5061#define CLK_MBUS_TVIN		5162#define CLK_MBUS_CSI		5263#define CLK_MBUS_G2D		5364#define CLK_MBUS_RISCV		5465#define CLK_BUS_DRAM		5566#define CLK_MMC0		5667#define CLK_MMC1		5768#define CLK_MMC2		5869#define CLK_BUS_MMC0		5970#define CLK_BUS_MMC1		6071#define CLK_BUS_MMC2		6172#define CLK_BUS_UART0		6273#define CLK_BUS_UART1		6374#define CLK_BUS_UART2		6475#define CLK_BUS_UART3		6576#define CLK_BUS_UART4		6677#define CLK_BUS_UART5		6778#define CLK_BUS_I2C0		6879#define CLK_BUS_I2C1		6980#define CLK_BUS_I2C2		7081#define CLK_BUS_I2C3		7182#define CLK_SPI0		7283#define CLK_SPI1		7384#define CLK_BUS_SPI0		7485#define CLK_BUS_SPI1		7586#define CLK_EMAC_25M		7687#define CLK_BUS_EMAC		7788#define CLK_IR_TX		7889#define CLK_BUS_IR_TX		7990#define CLK_BUS_GPADC		8091#define CLK_BUS_THS		8192#define CLK_I2S0		8293#define CLK_I2S1		8394#define CLK_I2S2		8495#define CLK_I2S2_ASRC		8596#define CLK_BUS_I2S0		8697#define CLK_BUS_I2S1		8798#define CLK_BUS_I2S2		8899#define CLK_SPDIF_TX		89100#define CLK_SPDIF_RX		90101#define CLK_BUS_SPDIF		91102#define CLK_DMIC		92103#define CLK_BUS_DMIC		93104#define CLK_AUDIO_DAC		94105#define CLK_AUDIO_ADC		95106#define CLK_BUS_AUDIO		96107#define CLK_USB_OHCI0		97108#define CLK_USB_OHCI1		98109#define CLK_BUS_OHCI0		99110#define CLK_BUS_OHCI1		100111#define CLK_BUS_EHCI0		101112#define CLK_BUS_EHCI1		102113#define CLK_BUS_OTG		103114#define CLK_BUS_LRADC		104115#define CLK_BUS_DPSS_TOP	105116#define CLK_HDMI_24M		106117#define CLK_HDMI_CEC_32K	107118#define CLK_HDMI_CEC		108119#define CLK_BUS_HDMI		109120#define CLK_MIPI_DSI		110121#define CLK_BUS_MIPI_DSI	111122#define CLK_TCON_LCD0		112123#define CLK_BUS_TCON_LCD0	113124#define CLK_TCON_TV		114125#define CLK_BUS_TCON_TV		115126#define CLK_TVE			116127#define CLK_BUS_TVE_TOP		117128#define CLK_BUS_TVE		118129#define CLK_TVD			119130#define CLK_BUS_TVD_TOP		120131#define CLK_BUS_TVD		121132#define CLK_LEDC		122133#define CLK_BUS_LEDC		123134#define CLK_CSI_TOP		124135#define CLK_CSI_MCLK		125136#define CLK_BUS_CSI		126137#define CLK_TPADC		127138#define CLK_BUS_TPADC		128139#define CLK_BUS_TZMA		129140#define CLK_DSP			130141#define CLK_BUS_DSP_CFG		131142#define CLK_RISCV		132143#define CLK_RISCV_AXI		133144#define CLK_BUS_RISCV_CFG	134145#define CLK_FANOUT_24M		135146#define CLK_FANOUT_12M		136147#define CLK_FANOUT_16M		137148#define CLK_FANOUT_25M		138149#define CLK_FANOUT_32K		139150#define CLK_FANOUT_27M		140151#define CLK_FANOUT_PCLK		141152#define CLK_FANOUT0		142153#define CLK_FANOUT1		143154#define CLK_FANOUT2		144155#define CLK_BUS_CAN0		145156#define CLK_BUS_CAN1		146157 158#endif /* _DT_BINDINGS_CLK_SUN20I_D1_CCU_H_ */159