118 lines · c
1/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */2/*3 * Copyright (C) 2020 Arm Ltd.4 */5 6#ifndef _DT_BINDINGS_CLK_SUN50I_H616_H_7#define _DT_BINDINGS_CLK_SUN50I_H616_H_8 9#define CLK_PLL_PERIPH0 410 11#define CLK_CPUX 2112 13#define CLK_APB1 2614 15#define CLK_DE 2916#define CLK_BUS_DE 3017#define CLK_DEINTERLACE 3118#define CLK_BUS_DEINTERLACE 3219#define CLK_G2D 3320#define CLK_BUS_G2D 3421#define CLK_GPU0 3522#define CLK_BUS_GPU 3623#define CLK_GPU1 3724#define CLK_CE 3825#define CLK_BUS_CE 3926#define CLK_VE 4027#define CLK_BUS_VE 4128#define CLK_BUS_DMA 4229#define CLK_BUS_HSTIMER 4330#define CLK_AVS 4431#define CLK_BUS_DBG 4532#define CLK_BUS_PSI 4633#define CLK_BUS_PWM 4734#define CLK_BUS_IOMMU 4835 36#define CLK_MBUS_DMA 5037#define CLK_MBUS_VE 5138#define CLK_MBUS_CE 5239#define CLK_MBUS_TS 5340#define CLK_MBUS_NAND 5441#define CLK_MBUS_G2D 5542 43#define CLK_NAND0 5744#define CLK_NAND1 5845#define CLK_BUS_NAND 5946#define CLK_MMC0 6047#define CLK_MMC1 6148#define CLK_MMC2 6249#define CLK_BUS_MMC0 6350#define CLK_BUS_MMC1 6451#define CLK_BUS_MMC2 6552#define CLK_BUS_UART0 6653#define CLK_BUS_UART1 6754#define CLK_BUS_UART2 6855#define CLK_BUS_UART3 6956#define CLK_BUS_UART4 7057#define CLK_BUS_UART5 7158#define CLK_BUS_I2C0 7259#define CLK_BUS_I2C1 7360#define CLK_BUS_I2C2 7461#define CLK_BUS_I2C3 7562#define CLK_BUS_I2C4 7663#define CLK_SPI0 7764#define CLK_SPI1 7865#define CLK_BUS_SPI0 7966#define CLK_BUS_SPI1 8067#define CLK_EMAC_25M 8168#define CLK_BUS_EMAC0 8269#define CLK_BUS_EMAC1 8370#define CLK_TS 8471#define CLK_BUS_TS 8572#define CLK_BUS_THS 8673#define CLK_SPDIF 8774#define CLK_BUS_SPDIF 8875#define CLK_DMIC 8976#define CLK_BUS_DMIC 9077#define CLK_AUDIO_CODEC_1X 9178#define CLK_AUDIO_CODEC_4X 9279#define CLK_BUS_AUDIO_CODEC 9380#define CLK_AUDIO_HUB 9481#define CLK_BUS_AUDIO_HUB 9582#define CLK_USB_OHCI0 9683#define CLK_USB_PHY0 9784#define CLK_USB_OHCI1 9885#define CLK_USB_PHY1 9986#define CLK_USB_OHCI2 10087#define CLK_USB_PHY2 10188#define CLK_USB_OHCI3 10289#define CLK_USB_PHY3 10390#define CLK_BUS_OHCI0 10491#define CLK_BUS_OHCI1 10592#define CLK_BUS_OHCI2 10693#define CLK_BUS_OHCI3 10794#define CLK_BUS_EHCI0 10895#define CLK_BUS_EHCI1 10996#define CLK_BUS_EHCI2 11097#define CLK_BUS_EHCI3 11198#define CLK_BUS_OTG 11299#define CLK_BUS_KEYADC 113100#define CLK_HDMI 114101#define CLK_HDMI_SLOW 115102#define CLK_HDMI_CEC 116103#define CLK_BUS_HDMI 117104#define CLK_BUS_TCON_TOP 118105#define CLK_TCON_TV0 119106#define CLK_TCON_TV1 120107#define CLK_BUS_TCON_TV0 121108#define CLK_BUS_TCON_TV1 122109#define CLK_TVE0 123110#define CLK_BUS_TVE_TOP 124111#define CLK_BUS_TVE0 125112#define CLK_HDCP 126113#define CLK_BUS_HDCP 127114#define CLK_PLL_SYSTEM_32K 128115#define CLK_BUS_GPADC 129116 117#endif /* _DT_BINDINGS_CLK_SUN50I_H616_H_ */118