89 lines · c
1/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */2/*3 * Copyright (C) Sunplus Technology Co., Ltd.4 * All rights reserved.5 */6#ifndef _DT_BINDINGS_CLOCK_SUNPLUS_SP7021_H7#define _DT_BINDINGS_CLOCK_SUNPLUS_SP7021_H8 9/* gates */10#define CLK_RTC 011#define CLK_OTPRX 112#define CLK_NOC 213#define CLK_BR 314#define CLK_SPIFL 415#define CLK_PERI0 516#define CLK_PERI1 617#define CLK_STC0 718#define CLK_STC_AV0 819#define CLK_STC_AV1 920#define CLK_STC_AV2 1021#define CLK_UA0 1122#define CLK_UA1 1223#define CLK_UA2 1324#define CLK_UA3 1425#define CLK_UA4 1526#define CLK_HWUA 1627#define CLK_DDC0 1728#define CLK_UADMA 1829#define CLK_CBDMA0 1930#define CLK_CBDMA1 2031#define CLK_SPI_COMBO_0 2132#define CLK_SPI_COMBO_1 2233#define CLK_SPI_COMBO_2 2334#define CLK_SPI_COMBO_3 2435#define CLK_AUD 2536#define CLK_USBC0 2637#define CLK_USBC1 2738#define CLK_UPHY0 2839#define CLK_UPHY1 2940#define CLK_I2CM0 3041#define CLK_I2CM1 3142#define CLK_I2CM2 3243#define CLK_I2CM3 3344#define CLK_PMC 3445#define CLK_CARD_CTL0 3546#define CLK_CARD_CTL1 3647#define CLK_CARD_CTL4 3748#define CLK_BCH 3849#define CLK_DDFCH 3950#define CLK_CSIIW0 4051#define CLK_CSIIW1 4152#define CLK_MIPICSI0 4253#define CLK_MIPICSI1 4354#define CLK_HDMI_TX 4455#define CLK_VPOST 4556#define CLK_TGEN 4657#define CLK_DMIX 4758#define CLK_TCON 4859#define CLK_GPIO 4960#define CLK_MAILBOX 5061#define CLK_SPIND 5162#define CLK_I2C2CBUS 5263#define CLK_SEC 5364#define CLK_DVE 5465#define CLK_GPOST0 5566#define CLK_OSD0 5667#define CLK_DISP_PWM 5768#define CLK_UADBG 5869#define CLK_FIO_CTL 5970#define CLK_FPGA 6071#define CLK_L2SW 6172#define CLK_ICM 6273#define CLK_AXI_GLOBAL 6374 75/* plls */76#define PLL_A 6477#define PLL_E 6578#define PLL_E_2P5 6679#define PLL_E_25 6780#define PLL_E_112P5 6881#define PLL_F 6982#define PLL_TV 7083#define PLL_TV_A 7184#define PLL_SYS 7285 86#define CLK_MAX 7387 88#endif89