37 lines · c
1// SPDX-License-Identifier: GPL-2.02/*3 * Xilinx Video IP Core4 *5 * Copyright (C) 2013-2015 Ideas on Board6 * Copyright (C) 2013-2015 Xilinx, Inc.7 *8 * Contacts: Hyun Kwon <hyun.kwon@xilinx.com>9 * Laurent Pinchart <laurent.pinchart@ideasonboard.com>10 */11 12#ifndef __DT_BINDINGS_MEDIA_XILINX_VIP_H__13#define __DT_BINDINGS_MEDIA_XILINX_VIP_H__14 15/*16 * Video format codes as defined in "AXI4-Stream Video IP and System Design17 * Guide".18 */19#define XVIP_VF_YUV_422 020#define XVIP_VF_YUV_444 121#define XVIP_VF_RBG 222#define XVIP_VF_YUV_420 323#define XVIP_VF_YUVA_422 424#define XVIP_VF_YUVA_444 525#define XVIP_VF_RGBA 626#define XVIP_VF_YUVA_420 727#define XVIP_VF_YUVD_422 828#define XVIP_VF_YUVD_444 929#define XVIP_VF_RGBD 1030#define XVIP_VF_YUVD_420 1131#define XVIP_VF_MONO_SENSOR 1232#define XVIP_VF_CUSTOM2 1333#define XVIP_VF_CUSTOM3 1434#define XVIP_VF_CUSTOM4 1535 36#endif /* __DT_BINDINGS_MEDIA_XILINX_VIP_H__ */37