75 lines · c
1/* SPDX-License-Identifier: GPL-2.0 */2#ifndef DT_BINDINGS_MEMORY_TEGRA20_MC_H3#define DT_BINDINGS_MEMORY_TEGRA20_MC_H4 5#define TEGRA20_MC_RESET_AVPC 06#define TEGRA20_MC_RESET_DC 17#define TEGRA20_MC_RESET_DCB 28#define TEGRA20_MC_RESET_EPP 39#define TEGRA20_MC_RESET_2D 410#define TEGRA20_MC_RESET_HC 511#define TEGRA20_MC_RESET_ISP 612#define TEGRA20_MC_RESET_MPCORE 713#define TEGRA20_MC_RESET_MPEA 814#define TEGRA20_MC_RESET_MPEB 915#define TEGRA20_MC_RESET_MPEC 1016#define TEGRA20_MC_RESET_3D 1117#define TEGRA20_MC_RESET_PPCS 1218#define TEGRA20_MC_RESET_VDE 1319#define TEGRA20_MC_RESET_VI 1420 21#define TEGRA20_MC_DISPLAY0A 022#define TEGRA20_MC_DISPLAY0AB 123#define TEGRA20_MC_DISPLAY0B 224#define TEGRA20_MC_DISPLAY0BB 325#define TEGRA20_MC_DISPLAY0C 426#define TEGRA20_MC_DISPLAY0CB 527#define TEGRA20_MC_DISPLAY1B 628#define TEGRA20_MC_DISPLAY1BB 729#define TEGRA20_MC_EPPUP 830#define TEGRA20_MC_G2PR 931#define TEGRA20_MC_G2SR 1032#define TEGRA20_MC_MPEUNIFBR 1133#define TEGRA20_MC_VIRUV 1234#define TEGRA20_MC_AVPCARM7R 1335#define TEGRA20_MC_DISPLAYHC 1436#define TEGRA20_MC_DISPLAYHCB 1537#define TEGRA20_MC_FDCDRD 1638#define TEGRA20_MC_G2DR 1739#define TEGRA20_MC_HOST1XDMAR 1840#define TEGRA20_MC_HOST1XR 1941#define TEGRA20_MC_IDXSRD 2042#define TEGRA20_MC_MPCORER 2143#define TEGRA20_MC_MPE_IPRED 2244#define TEGRA20_MC_MPEAMEMRD 2345#define TEGRA20_MC_MPECSRD 2446#define TEGRA20_MC_PPCSAHBDMAR 2547#define TEGRA20_MC_PPCSAHBSLVR 2648#define TEGRA20_MC_TEXSRD 2749#define TEGRA20_MC_VDEBSEVR 2850#define TEGRA20_MC_VDEMBER 2951#define TEGRA20_MC_VDEMCER 3052#define TEGRA20_MC_VDETPER 3153#define TEGRA20_MC_EPPU 3254#define TEGRA20_MC_EPPV 3355#define TEGRA20_MC_EPPY 3456#define TEGRA20_MC_MPEUNIFBW 3557#define TEGRA20_MC_VIWSB 3658#define TEGRA20_MC_VIWU 3759#define TEGRA20_MC_VIWV 3860#define TEGRA20_MC_VIWY 3961#define TEGRA20_MC_G2DW 4062#define TEGRA20_MC_AVPCARM7W 4163#define TEGRA20_MC_FDCDWR 4264#define TEGRA20_MC_HOST1XW 4365#define TEGRA20_MC_ISPW 4466#define TEGRA20_MC_MPCOREW 4567#define TEGRA20_MC_MPECSWR 4668#define TEGRA20_MC_PPCSAHBDMAW 4769#define TEGRA20_MC_PPCSAHBSLVW 4870#define TEGRA20_MC_VDEBSEVW 4971#define TEGRA20_MC_VDEMBEW 5072#define TEGRA20_MC_VDETPMW 5173 74#endif75