brintos

brintos / linux-shallow public Read only

0
0
Text · 4.0 KiB · 461a8e0 Raw
137 lines · c
1/*2 * This header provides constants for the STM32H7 RCC IP3 */4 5#ifndef _DT_BINDINGS_MFD_STM32H7_RCC_H6#define _DT_BINDINGS_MFD_STM32H7_RCC_H7 8/* AHB3 */9#define STM32H7_RCC_AHB3_MDMA		010#define STM32H7_RCC_AHB3_DMA2D		411#define STM32H7_RCC_AHB3_JPGDEC		512#define STM32H7_RCC_AHB3_FMC		1213#define STM32H7_RCC_AHB3_QUADSPI	1414#define STM32H7_RCC_AHB3_SDMMC1		1615#define STM32H7_RCC_AHB3_CPU		3116 17#define STM32H7_AHB3_RESET(bit) (STM32H7_RCC_AHB3_##bit + (0x7C * 8))18 19/* AHB1 */20#define STM32H7_RCC_AHB1_DMA1		021#define STM32H7_RCC_AHB1_DMA2		122#define STM32H7_RCC_AHB1_ADC12		523#define STM32H7_RCC_AHB1_ART		1424#define STM32H7_RCC_AHB1_ETH1MAC	1525#define STM32H7_RCC_AHB1_USB1OTG	2526#define STM32H7_RCC_AHB1_USB2OTG	2727 28#define STM32H7_AHB1_RESET(bit) (STM32H7_RCC_AHB1_##bit + (0x80 * 8))29 30/* AHB2 */31#define STM32H7_RCC_AHB2_CAMITF		032#define STM32H7_RCC_AHB2_CRYPT		433#define STM32H7_RCC_AHB2_HASH		534#define STM32H7_RCC_AHB2_RNG		635#define STM32H7_RCC_AHB2_SDMMC2		936 37#define STM32H7_AHB2_RESET(bit) (STM32H7_RCC_AHB2_##bit + (0x84 * 8))38 39/* AHB4 */40#define STM32H7_RCC_AHB4_GPIOA		041#define STM32H7_RCC_AHB4_GPIOB		142#define STM32H7_RCC_AHB4_GPIOC		243#define STM32H7_RCC_AHB4_GPIOD		344#define STM32H7_RCC_AHB4_GPIOE		445#define STM32H7_RCC_AHB4_GPIOF		546#define STM32H7_RCC_AHB4_GPIOG		647#define STM32H7_RCC_AHB4_GPIOH		748#define STM32H7_RCC_AHB4_GPIOI		849#define STM32H7_RCC_AHB4_GPIOJ		950#define STM32H7_RCC_AHB4_GPIOK		1051#define STM32H7_RCC_AHB4_CRC		1952#define STM32H7_RCC_AHB4_BDMA		2153#define STM32H7_RCC_AHB4_ADC3		2454#define STM32H7_RCC_AHB4_HSEM		2555 56#define STM32H7_AHB4_RESET(bit) (STM32H7_RCC_AHB4_##bit + (0x88 * 8))57 58/* APB3 */59#define STM32H7_RCC_APB3_LTDC		360#define STM32H7_RCC_APB3_DSI		461 62#define STM32H7_APB3_RESET(bit) (STM32H7_RCC_APB3_##bit + (0x8C * 8))63 64/* APB1L */65#define STM32H7_RCC_APB1L_TIM2		066#define STM32H7_RCC_APB1L_TIM3		167#define STM32H7_RCC_APB1L_TIM4		268#define STM32H7_RCC_APB1L_TIM5		369#define STM32H7_RCC_APB1L_TIM6		470#define STM32H7_RCC_APB1L_TIM7		571#define STM32H7_RCC_APB1L_TIM12		672#define STM32H7_RCC_APB1L_TIM13		773#define STM32H7_RCC_APB1L_TIM14		874#define STM32H7_RCC_APB1L_LPTIM1	975#define STM32H7_RCC_APB1L_SPI2		1476#define STM32H7_RCC_APB1L_SPI3		1577#define STM32H7_RCC_APB1L_SPDIF_RX	1678#define STM32H7_RCC_APB1L_USART2	1779#define STM32H7_RCC_APB1L_USART3	1880#define STM32H7_RCC_APB1L_UART4		1981#define STM32H7_RCC_APB1L_UART5		2082#define STM32H7_RCC_APB1L_I2C1		2183#define STM32H7_RCC_APB1L_I2C2		2284#define STM32H7_RCC_APB1L_I2C3		2385#define STM32H7_RCC_APB1L_HDMICEC	2786#define STM32H7_RCC_APB1L_DAC12		2987#define STM32H7_RCC_APB1L_USART7	3088#define STM32H7_RCC_APB1L_USART8	3189 90#define STM32H7_APB1L_RESET(bit) (STM32H7_RCC_APB1L_##bit + (0x90 * 8))91 92/* APB1H */93#define STM32H7_RCC_APB1H_CRS		194#define STM32H7_RCC_APB1H_SWP		295#define STM32H7_RCC_APB1H_OPAMP		496#define STM32H7_RCC_APB1H_MDIOS		597#define STM32H7_RCC_APB1H_FDCAN		898 99#define STM32H7_APB1H_RESET(bit) (STM32H7_RCC_APB1H_##bit + (0x94 * 8))100 101/* APB2 */102#define STM32H7_RCC_APB2_TIM1		0103#define STM32H7_RCC_APB2_TIM8		1104#define STM32H7_RCC_APB2_USART1		4105#define STM32H7_RCC_APB2_USART6		5106#define STM32H7_RCC_APB2_SPI1		12107#define STM32H7_RCC_APB2_SPI4		13108#define STM32H7_RCC_APB2_TIM15		16109#define STM32H7_RCC_APB2_TIM16		17110#define STM32H7_RCC_APB2_TIM17		18111#define STM32H7_RCC_APB2_SPI5		20112#define STM32H7_RCC_APB2_SAI1		22113#define STM32H7_RCC_APB2_SAI2		23114#define STM32H7_RCC_APB2_SAI3		24115#define STM32H7_RCC_APB2_DFSDM1		28116#define STM32H7_RCC_APB2_HRTIM		29117 118#define STM32H7_APB2_RESET(bit) (STM32H7_RCC_APB2_##bit + (0x98 * 8))119 120/* APB4 */121#define STM32H7_RCC_APB4_SYSCFG		1122#define STM32H7_RCC_APB4_LPUART1	3123#define STM32H7_RCC_APB4_SPI6		5124#define STM32H7_RCC_APB4_I2C4		7125#define STM32H7_RCC_APB4_LPTIM2		9126#define STM32H7_RCC_APB4_LPTIM3		10127#define STM32H7_RCC_APB4_LPTIM4		11128#define STM32H7_RCC_APB4_LPTIM5		12129#define STM32H7_RCC_APB4_COMP12		14130#define STM32H7_RCC_APB4_VREF		15131#define STM32H7_RCC_APB4_SAI4		21132#define STM32H7_RCC_APB4_TMPSENS	26133 134#define STM32H7_APB4_RESET(bit) (STM32H7_RCC_APB4_##bit + (0x9C * 8))135 136#endif /* _DT_BINDINGS_MFD_STM32H7_RCC_H */137