191 lines · c
1/* SPDX-License-Identifier: GPL-2.0 */2/*3 * This header provides constants for SERDES MUX for TI SoCs4 */5 6#ifndef _DT_BINDINGS_MUX_TI_SERDES7#define _DT_BINDINGS_MUX_TI_SERDES8 9/*10 * These bindings are deprecated, because they do not match the actual11 * concept of bindings but rather contain pure constants values used only12 * in DTS board files.13 * Instead include the header in the DTS source directory.14 */15#warning "These bindings are deprecated. Instead, use the header in the DTS source directory."16 17/* J721E */18 19#define J721E_SERDES0_LANE0_QSGMII_LANE1 0x020#define J721E_SERDES0_LANE0_PCIE0_LANE0 0x121#define J721E_SERDES0_LANE0_USB3_0_SWAP 0x222#define J721E_SERDES0_LANE0_IP4_UNUSED 0x323 24#define J721E_SERDES0_LANE1_QSGMII_LANE2 0x025#define J721E_SERDES0_LANE1_PCIE0_LANE1 0x126#define J721E_SERDES0_LANE1_USB3_0 0x227#define J721E_SERDES0_LANE1_IP4_UNUSED 0x328 29#define J721E_SERDES1_LANE0_QSGMII_LANE3 0x030#define J721E_SERDES1_LANE0_PCIE1_LANE0 0x131#define J721E_SERDES1_LANE0_USB3_1_SWAP 0x232#define J721E_SERDES1_LANE0_SGMII_LANE0 0x333 34#define J721E_SERDES1_LANE1_QSGMII_LANE4 0x035#define J721E_SERDES1_LANE1_PCIE1_LANE1 0x136#define J721E_SERDES1_LANE1_USB3_1 0x237#define J721E_SERDES1_LANE1_SGMII_LANE1 0x338 39#define J721E_SERDES2_LANE0_IP1_UNUSED 0x040#define J721E_SERDES2_LANE0_PCIE2_LANE0 0x141#define J721E_SERDES2_LANE0_USB3_1_SWAP 0x242#define J721E_SERDES2_LANE0_SGMII_LANE0 0x343 44#define J721E_SERDES2_LANE1_IP1_UNUSED 0x045#define J721E_SERDES2_LANE1_PCIE2_LANE1 0x146#define J721E_SERDES2_LANE1_USB3_1 0x247#define J721E_SERDES2_LANE1_SGMII_LANE1 0x348 49#define J721E_SERDES3_LANE0_IP1_UNUSED 0x050#define J721E_SERDES3_LANE0_PCIE3_LANE0 0x151#define J721E_SERDES3_LANE0_USB3_0_SWAP 0x252#define J721E_SERDES3_LANE0_IP4_UNUSED 0x353 54#define J721E_SERDES3_LANE1_IP1_UNUSED 0x055#define J721E_SERDES3_LANE1_PCIE3_LANE1 0x156#define J721E_SERDES3_LANE1_USB3_0 0x257#define J721E_SERDES3_LANE1_IP4_UNUSED 0x358 59#define J721E_SERDES4_LANE0_EDP_LANE0 0x060#define J721E_SERDES4_LANE0_IP2_UNUSED 0x161#define J721E_SERDES4_LANE0_QSGMII_LANE5 0x262#define J721E_SERDES4_LANE0_IP4_UNUSED 0x363 64#define J721E_SERDES4_LANE1_EDP_LANE1 0x065#define J721E_SERDES4_LANE1_IP2_UNUSED 0x166#define J721E_SERDES4_LANE1_QSGMII_LANE6 0x267#define J721E_SERDES4_LANE1_IP4_UNUSED 0x368 69#define J721E_SERDES4_LANE2_EDP_LANE2 0x070#define J721E_SERDES4_LANE2_IP2_UNUSED 0x171#define J721E_SERDES4_LANE2_QSGMII_LANE7 0x272#define J721E_SERDES4_LANE2_IP4_UNUSED 0x373 74#define J721E_SERDES4_LANE3_EDP_LANE3 0x075#define J721E_SERDES4_LANE3_IP2_UNUSED 0x176#define J721E_SERDES4_LANE3_QSGMII_LANE8 0x277#define J721E_SERDES4_LANE3_IP4_UNUSED 0x378 79/* J7200 */80 81#define J7200_SERDES0_LANE0_QSGMII_LANE3 0x082#define J7200_SERDES0_LANE0_PCIE1_LANE0 0x183#define J7200_SERDES0_LANE0_IP3_UNUSED 0x284#define J7200_SERDES0_LANE0_IP4_UNUSED 0x385 86#define J7200_SERDES0_LANE1_QSGMII_LANE4 0x087#define J7200_SERDES0_LANE1_PCIE1_LANE1 0x188#define J7200_SERDES0_LANE1_IP3_UNUSED 0x289#define J7200_SERDES0_LANE1_IP4_UNUSED 0x390 91#define J7200_SERDES0_LANE2_QSGMII_LANE1 0x092#define J7200_SERDES0_LANE2_PCIE1_LANE2 0x193#define J7200_SERDES0_LANE2_IP3_UNUSED 0x294#define J7200_SERDES0_LANE2_IP4_UNUSED 0x395 96#define J7200_SERDES0_LANE3_QSGMII_LANE2 0x097#define J7200_SERDES0_LANE3_PCIE1_LANE3 0x198#define J7200_SERDES0_LANE3_USB 0x299#define J7200_SERDES0_LANE3_IP4_UNUSED 0x3100 101/* AM64 */102 103#define AM64_SERDES0_LANE0_PCIE0 0x0104#define AM64_SERDES0_LANE0_USB 0x1105 106/* J721S2 */107 108#define J721S2_SERDES0_LANE0_EDP_LANE0 0x0109#define J721S2_SERDES0_LANE0_PCIE1_LANE0 0x1110#define J721S2_SERDES0_LANE0_IP3_UNUSED 0x2111#define J721S2_SERDES0_LANE0_IP4_UNUSED 0x3112 113#define J721S2_SERDES0_LANE1_EDP_LANE1 0x0114#define J721S2_SERDES0_LANE1_PCIE1_LANE1 0x1115#define J721S2_SERDES0_LANE1_USB 0x2116#define J721S2_SERDES0_LANE1_IP4_UNUSED 0x3117 118#define J721S2_SERDES0_LANE2_EDP_LANE2 0x0119#define J721S2_SERDES0_LANE2_PCIE1_LANE2 0x1120#define J721S2_SERDES0_LANE2_IP3_UNUSED 0x2121#define J721S2_SERDES0_LANE2_IP4_UNUSED 0x3122 123#define J721S2_SERDES0_LANE3_EDP_LANE3 0x0124#define J721S2_SERDES0_LANE3_PCIE1_LANE3 0x1125#define J721S2_SERDES0_LANE3_USB 0x2126#define J721S2_SERDES0_LANE3_IP4_UNUSED 0x3127 128/* J784S4 */129 130#define J784S4_SERDES0_LANE0_IP1_UNUSED 0x0131#define J784S4_SERDES0_LANE0_PCIE1_LANE0 0x1132#define J784S4_SERDES0_LANE0_IP3_UNUSED 0x2133#define J784S4_SERDES0_LANE0_IP4_UNUSED 0x3134 135#define J784S4_SERDES0_LANE1_IP1_UNUSED 0x0136#define J784S4_SERDES0_LANE1_PCIE1_LANE1 0x1137#define J784S4_SERDES0_LANE1_IP3_UNUSED 0x2138#define J784S4_SERDES0_LANE1_IP4_UNUSED 0x3139 140#define J784S4_SERDES0_LANE2_PCIE3_LANE0 0x0141#define J784S4_SERDES0_LANE2_PCIE1_LANE2 0x1142#define J784S4_SERDES0_LANE2_IP3_UNUSED 0x2143#define J784S4_SERDES0_LANE2_IP4_UNUSED 0x3144 145#define J784S4_SERDES0_LANE3_PCIE3_LANE1 0x0146#define J784S4_SERDES0_LANE3_PCIE1_LANE3 0x1147#define J784S4_SERDES0_LANE3_USB 0x2148#define J784S4_SERDES0_LANE3_IP4_UNUSED 0x3149 150#define J784S4_SERDES1_LANE0_QSGMII_LANE3 0x0151#define J784S4_SERDES1_LANE0_PCIE0_LANE0 0x1152#define J784S4_SERDES1_LANE0_IP3_UNUSED 0x2153#define J784S4_SERDES1_LANE0_IP4_UNUSED 0x3154 155#define J784S4_SERDES1_LANE1_QSGMII_LANE4 0x0156#define J784S4_SERDES1_LANE1_PCIE0_LANE1 0x1157#define J784S4_SERDES1_LANE1_IP3_UNUSED 0x2158#define J784S4_SERDES1_LANE1_IP4_UNUSED 0x3159 160#define J784S4_SERDES1_LANE2_QSGMII_LANE1 0x0161#define J784S4_SERDES1_LANE2_PCIE0_LANE2 0x1162#define J784S4_SERDES1_LANE2_PCIE2_LANE0 0x2163#define J784S4_SERDES1_LANE2_IP4_UNUSED 0x3164 165#define J784S4_SERDES1_LANE3_QSGMII_LANE2 0x0166#define J784S4_SERDES1_LANE3_PCIE0_LANE3 0x1167#define J784S4_SERDES1_LANE3_PCIE2_LANE1 0x2168#define J784S4_SERDES1_LANE3_IP4_UNUSED 0x3169 170#define J784S4_SERDES2_LANE0_QSGMII_LANE5 0x0171#define J784S4_SERDES2_LANE0_IP2_UNUSED 0x1172#define J784S4_SERDES2_LANE0_IP3_UNUSED 0x2173#define J784S4_SERDES2_LANE0_IP4_UNUSED 0x3174 175#define J784S4_SERDES2_LANE1_QSGMII_LANE6 0x0176#define J784S4_SERDES2_LANE1_IP2_UNUSED 0x1177#define J784S4_SERDES2_LANE1_IP3_UNUSED 0x2178#define J784S4_SERDES2_LANE1_IP4_UNUSED 0x3179 180#define J784S4_SERDES2_LANE2_QSGMII_LANE7 0x0181#define J784S4_SERDES2_LANE2_QSGMII_LANE1 0x1182#define J784S4_SERDES2_LANE2_IP3_UNUSED 0x2183#define J784S4_SERDES2_LANE2_IP4_UNUSED 0x3184 185#define J784S4_SERDES2_LANE3_QSGMII_LANE8 0x0186#define J784S4_SERDES2_LANE3_QSGMII_LANE2 0x1187#define J784S4_SERDES2_LANE3_IP3_UNUSED 0x2188#define J784S4_SERDES2_LANE3_IP4_UNUSED 0x3189 190#endif /* _DT_BINDINGS_MUX_TI_SERDES */191