47 lines · c
1/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */2/*3 * Copyright (c) 2021 MediaTek Inc.4 * Author: Chun-Jie Chen <chun-jie.chen@mediatek.com>5 */6 7#ifndef _DT_BINDINGS_POWER_MT8195_POWER_H8#define _DT_BINDINGS_POWER_MT8195_POWER_H9 10#define MT8195_POWER_DOMAIN_PCIE_MAC_P0 011#define MT8195_POWER_DOMAIN_PCIE_MAC_P1 112#define MT8195_POWER_DOMAIN_PCIE_PHY 213#define MT8195_POWER_DOMAIN_SSUSB_PCIE_PHY 314#define MT8195_POWER_DOMAIN_CSI_RX_TOP 415#define MT8195_POWER_DOMAIN_ETHER 516#define MT8195_POWER_DOMAIN_ADSP 617#define MT8195_POWER_DOMAIN_AUDIO 718#define MT8195_POWER_DOMAIN_MFG0 819#define MT8195_POWER_DOMAIN_MFG1 920#define MT8195_POWER_DOMAIN_MFG2 1021#define MT8195_POWER_DOMAIN_MFG3 1122#define MT8195_POWER_DOMAIN_MFG4 1223#define MT8195_POWER_DOMAIN_MFG5 1324#define MT8195_POWER_DOMAIN_MFG6 1425#define MT8195_POWER_DOMAIN_VPPSYS0 1526#define MT8195_POWER_DOMAIN_VDOSYS0 1627#define MT8195_POWER_DOMAIN_VPPSYS1 1728#define MT8195_POWER_DOMAIN_VDOSYS1 1829#define MT8195_POWER_DOMAIN_DP_TX 1930#define MT8195_POWER_DOMAIN_EPD_TX 2031#define MT8195_POWER_DOMAIN_HDMI_TX 2132#define MT8195_POWER_DOMAIN_WPESYS 2233#define MT8195_POWER_DOMAIN_VDEC0 2334#define MT8195_POWER_DOMAIN_VDEC1 2435#define MT8195_POWER_DOMAIN_VDEC2 2536#define MT8195_POWER_DOMAIN_VENC 2637#define MT8195_POWER_DOMAIN_VENC_CORE1 2738#define MT8195_POWER_DOMAIN_IMG 2839#define MT8195_POWER_DOMAIN_DIP 2940#define MT8195_POWER_DOMAIN_IPE 3041#define MT8195_POWER_DOMAIN_CAM 3142#define MT8195_POWER_DOMAIN_CAM_RAWA 3243#define MT8195_POWER_DOMAIN_CAM_RAWB 3344#define MT8195_POWER_DOMAIN_CAM_MRAW 3445 46#endif /* _DT_BINDINGS_POWER_MT8195_POWER_H */47