102 lines · c
1/* SPDX-License-Identifier: GPL-2.0 */2/*3 * Copyright (c) 2019 MediaTek Inc.4 * Author: Yong Liang <yong.liang@mediatek.com>5 */6 7#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT81838#define _DT_BINDINGS_RESET_CONTROLLER_MT81839 10/* INFRACFG AO resets */11#define MT8183_INFRACFG_AO_THERM_SW_RST 012#define MT8183_INFRACFG_AO_USB_TOP_SW_RST 113#define MT8183_INFRACFG_AO_MM_IOMMU_SW_RST 314#define MT8183_INFRACFG_AO_MSDC3_SW_RST 415#define MT8183_INFRACFG_AO_MSDC2_SW_RST 516#define MT8183_INFRACFG_AO_MSDC1_SW_RST 617#define MT8183_INFRACFG_AO_MSDC0_SW_RST 718#define MT8183_INFRACFG_AO_APDMA_SW_RST 919#define MT8183_INFRACFG_AO_MIMP_D_SW_RST 1020#define MT8183_INFRACFG_AO_BTIF_SW_RST 1221#define MT8183_INFRACFG_AO_DISP_PWM_SW_RST 1422#define MT8183_INFRACFG_AO_AUXADC_SW_RST 1523 24#define MT8183_INFRACFG_AO_IRTX_SW_RST 3225#define MT8183_INFRACFG_AO_SPI0_SW_RST 3326#define MT8183_INFRACFG_AO_I2C0_SW_RST 3427#define MT8183_INFRACFG_AO_I2C1_SW_RST 3528#define MT8183_INFRACFG_AO_I2C2_SW_RST 3629#define MT8183_INFRACFG_AO_I2C3_SW_RST 3730#define MT8183_INFRACFG_AO_UART0_SW_RST 3831#define MT8183_INFRACFG_AO_UART1_SW_RST 3932#define MT8183_INFRACFG_AO_UART2_SW_RST 4033#define MT8183_INFRACFG_AO_PWM_SW_RST 4134#define MT8183_INFRACFG_AO_SPI1_SW_RST 4235#define MT8183_INFRACFG_AO_I2C4_SW_RST 4336#define MT8183_INFRACFG_AO_DVFSP_SW_RST 4437#define MT8183_INFRACFG_AO_SPI2_SW_RST 4538#define MT8183_INFRACFG_AO_SPI3_SW_RST 4639#define MT8183_INFRACFG_AO_UFSHCI_SW_RST 4740 41#define MT8183_INFRACFG_AO_PMIC_WRAP_SW_RST 6442#define MT8183_INFRACFG_AO_SPM_SW_RST 6543#define MT8183_INFRACFG_AO_USBSIF_SW_RST 6644#define MT8183_INFRACFG_AO_KP_SW_RST 6845#define MT8183_INFRACFG_AO_APXGPT_SW_RST 6946#define MT8183_INFRACFG_AO_CLDMA_AO_SW_RST 7047#define MT8183_INFRACFG_AO_UNIPRO_UFS_SW_RST 7148#define MT8183_INFRACFG_AO_DX_CC_SW_RST 7249#define MT8183_INFRACFG_AO_UFSPHY_SW_RST 7350 51#define MT8183_INFRACFG_AO_DX_CC_SEC_SW_RST 9652#define MT8183_INFRACFG_AO_GCE_SW_RST 9753#define MT8183_INFRACFG_AO_CLDMA_SW_RST 9854#define MT8183_INFRACFG_AO_TRNG_SW_RST 9955#define MT8183_INFRACFG_AO_AP_MD_CCIF_1_SW_RST 10356#define MT8183_INFRACFG_AO_AP_MD_CCIF_SW_RST 10457#define MT8183_INFRACFG_AO_I2C1_IMM_SW_RST 10558#define MT8183_INFRACFG_AO_I2C1_ARB_SW_RST 10659#define MT8183_INFRACFG_AO_I2C2_IMM_SW_RST 10760#define MT8183_INFRACFG_AO_I2C2_ARB_SW_RST 10861#define MT8183_INFRACFG_AO_I2C5_SW_RST 10962#define MT8183_INFRACFG_AO_I2C5_IMM_SW_RST 11063#define MT8183_INFRACFG_AO_I2C5_ARB_SW_RST 11164#define MT8183_INFRACFG_AO_SPI4_SW_RST 11265#define MT8183_INFRACFG_AO_SPI5_SW_RST 11366#define MT8183_INFRACFG_AO_INFRA2MFGAXI_CBIP_CLAS_SW_RST 11467#define MT8183_INFRACFG_AO_MFGAXI2INFRA_M0_CBIP_GLAS_OUT_SW_RST 11568#define MT8183_INFRACFG_AO_MFGAXI2INFRA_M1_CBIP_GLAS_OUT_SW_RST 11669#define MT8183_INFRACFG_AO_UFS_AES_SW_RST 11770#define MT8183_INFRACFG_AO_CCU_I2C_IRQ_SW_RST 11871#define MT8183_INFRACFG_AO_CCU_I2C_DMA_SW_RST 11972#define MT8183_INFRACFG_AO_I2C6_SW_RST 12073#define MT8183_INFRACFG_AO_CCU_GALS_SW_RST 12174#define MT8183_INFRACFG_AO_IPU_GALS_SW_RST 12275#define MT8183_INFRACFG_AO_CONN2AP_GALS_SW_RST 12376#define MT8183_INFRACFG_AO_AP_MD_CCIF2_SW_RST 12477#define MT8183_INFRACFG_AO_AP_MD_CCIF3_SW_RST 12578#define MT8183_INFRACFG_AO_I2C7_SW_RST 12679#define MT8183_INFRACFG_AO_I2C8_SW_RST 12780 81#define MT8183_INFRACFG_SW_RST_NUM 12882 83/* MMSYS resets */84#define MT8183_MMSYS_SW0_RST_B_DISP_DSI0 2585 86#define MT8183_TOPRGU_MM_SW_RST 187#define MT8183_TOPRGU_MFG_SW_RST 288#define MT8183_TOPRGU_VENC_SW_RST 389#define MT8183_TOPRGU_VDEC_SW_RST 490#define MT8183_TOPRGU_IMG_SW_RST 591#define MT8183_TOPRGU_MD_SW_RST 792#define MT8183_TOPRGU_CONN_SW_RST 993#define MT8183_TOPRGU_CONN_MCU_SW_RST 1294#define MT8183_TOPRGU_IPU0_SW_RST 1495#define MT8183_TOPRGU_IPU1_SW_RST 1596#define MT8183_TOPRGU_AUDIO_SW_RST 1797#define MT8183_TOPRGU_CAMSYS_SW_RST 1898 99#define MT8183_TOPRGU_SW_RST_NUM 19100 101#endif /* _DT_BINDINGS_RESET_CONTROLLER_MT8183 */102