brintos

brintos / linux-shallow public Read only

0
0
Text · 3.3 KiB · dd89e4c Raw
115 lines · c
1/* SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) */2/*3 * Realtek RTD1295 reset controllers4 *5 * Copyright (c) 2017 Andreas Färber6 */7#ifndef DT_BINDINGS_RESET_RTD1295_H8#define DT_BINDINGS_RESET_RTD1295_H9 10/* soft reset 1 */11#define RTD1295_RSTN_MISC		012#define RTD1295_RSTN_NAT		113#define RTD1295_RSTN_USB3_PHY0_POW	214#define RTD1295_RSTN_GSPI		315#define RTD1295_RSTN_USB3_P0_MDIO	416#define RTD1295_RSTN_SATA_0		517#define RTD1295_RSTN_USB		618#define RTD1295_RSTN_SATA_PHY_0		719#define RTD1295_RSTN_USB_PHY0		820#define RTD1295_RSTN_USB_PHY1		921#define RTD1295_RSTN_SATA_PHY_POW_0	1022#define RTD1295_RSTN_SATA_FUNC_EXIST_0	1123#define RTD1295_RSTN_HDMI		1224#define RTD1295_RSTN_VE1		1325#define RTD1295_RSTN_VE2		1426#define RTD1295_RSTN_VE3		1527#define RTD1295_RSTN_ETN		1628#define RTD1295_RSTN_AIO		1729#define RTD1295_RSTN_GPU		1830#define RTD1295_RSTN_TVE		1931#define RTD1295_RSTN_VO			2032#define RTD1295_RSTN_LVDS		2133#define RTD1295_RSTN_SE			2234#define RTD1295_RSTN_DCU		2335#define RTD1295_RSTN_DC_PHY		2436#define RTD1295_RSTN_CP			2537#define RTD1295_RSTN_MD			2638#define RTD1295_RSTN_TP			2739#define RTD1295_RSTN_AE			2840#define RTD1295_RSTN_NF			2941#define RTD1295_RSTN_MIPI		3042#define RTD1295_RSTN_RSA		3143 44/* soft reset 2 */45#define RTD1295_RSTN_ACPU		046#define RTD1295_RSTN_JPEG		147#define RTD1295_RSTN_USB_PHY3		248#define RTD1295_RSTN_USB_PHY2		349#define RTD1295_RSTN_USB3_PHY1_POW	450#define RTD1295_RSTN_USB3_P1_MDIO	551#define RTD1295_RSTN_PCIE0_STITCH	652#define RTD1295_RSTN_PCIE0_PHY		753#define RTD1295_RSTN_PCIE0		854#define RTD1295_RSTN_PCR_CNT		955#define RTD1295_RSTN_CR			1056#define RTD1295_RSTN_EMMC		1157#define RTD1295_RSTN_SDIO		1258#define RTD1295_RSTN_PCIE0_CORE		1359#define RTD1295_RSTN_PCIE0_POWER	1460#define RTD1295_RSTN_PCIE0_NONSTICH	1561#define RTD1295_RSTN_PCIE1_PHY		1662#define RTD1295_RSTN_PCIE1		1763#define RTD1295_RSTN_I2C_5		1864#define RTD1295_RSTN_PCIE1_STITCH	1965#define RTD1295_RSTN_PCIE1_CORE		2066#define RTD1295_RSTN_PCIE1_POWER	2167#define RTD1295_RSTN_PCIE1_NONSTICH	2268#define RTD1295_RSTN_I2C_4		2369#define RTD1295_RSTN_I2C_3		2470#define RTD1295_RSTN_I2C_2		2571#define RTD1295_RSTN_I2C_1		2672#define RTD1295_RSTN_UR2		2773#define RTD1295_RSTN_UR1		2874#define RTD1295_RSTN_MISC_SC		2975#define RTD1295_RSTN_CBUS_TX		3076#define RTD1295_RSTN_SDS_PHY		3177 78/* soft reset 3 */79#define RTD1295_RSTN_SB2		080 81/* soft reset 4 */82#define RTD1295_RSTN_DCPHY_CRT		083#define RTD1295_RSTN_DCPHY_ALERT_RX	184#define RTD1295_RSTN_DCPHY_PTR		285#define RTD1295_RSTN_DCPHY_LDO		386#define RTD1295_RSTN_DCPHY_SSC_DIG	487#define RTD1295_RSTN_HDMIRX		588#define RTD1295_RSTN_CBUSRX		689#define RTD1295_RSTN_SATA_PHY_POW_1	790#define RTD1295_RSTN_SATA_FUNC_EXIST_1	891#define RTD1295_RSTN_SATA_PHY_1		992#define RTD1295_RSTN_SATA_1		1093#define RTD1295_RSTN_FAN		1194#define RTD1295_RSTN_HDMIRX_WRAP	1295#define RTD1295_RSTN_PCIE0_PHY_MDIO	1396#define RTD1295_RSTN_PCIE1_PHY_MDIO	1497#define RTD1295_RSTN_DISP		1598 99/* iso reset */100#define RTD1295_ISO_RSTN_IR		1101#define RTD1295_ISO_RSTN_CEC0		2102#define RTD1295_ISO_RSTN_CEC1		3103#define RTD1295_ISO_RSTN_DP		4104#define RTD1295_ISO_RSTN_CBUSTX		5105#define RTD1295_ISO_RSTN_CBUSRX		6106#define RTD1295_ISO_RSTN_EFUSE		7107#define RTD1295_ISO_RSTN_UR0		8108#define RTD1295_ISO_RSTN_GMAC		9109#define RTD1295_ISO_RSTN_GPHY		10110#define RTD1295_ISO_RSTN_I2C_0		11111#define RTD1295_ISO_RSTN_I2C_1		12112#define RTD1295_ISO_RSTN_CBUS		13113 114#endif115