brintos

brintos / linux-shallow public Read only

0
0
Text · 1.3 KiB · 00a766b Raw
35 lines · c
1/* SPDX-License-Identifier: GPL-2.0-or-later */2/*3 * include/linux/atmel_pdc.h4 *5 * Copyright (C) 2005 Ivan Kokshaysky6 * Copyright (C) SAN People7 *8 * Peripheral Data Controller (PDC) registers.9 * Based on AT91RM9200 datasheet revision E.10 */11 12#ifndef ATMEL_PDC_H13#define ATMEL_PDC_H14 15#define ATMEL_PDC_RPR		0x100	/* Receive Pointer Register */16#define ATMEL_PDC_RCR		0x104	/* Receive Counter Register */17#define ATMEL_PDC_TPR		0x108	/* Transmit Pointer Register */18#define ATMEL_PDC_TCR		0x10c	/* Transmit Counter Register */19#define ATMEL_PDC_RNPR		0x110	/* Receive Next Pointer Register */20#define ATMEL_PDC_RNCR		0x114	/* Receive Next Counter Register */21#define ATMEL_PDC_TNPR		0x118	/* Transmit Next Pointer Register */22#define ATMEL_PDC_TNCR		0x11c	/* Transmit Next Counter Register */23 24#define ATMEL_PDC_PTCR		0x120	/* Transfer Control Register */25#define		ATMEL_PDC_RXTEN		(1 << 0)	/* Receiver Transfer Enable */26#define		ATMEL_PDC_RXTDIS	(1 << 1)	/* Receiver Transfer Disable */27#define		ATMEL_PDC_TXTEN		(1 << 8)	/* Transmitter Transfer Enable */28#define		ATMEL_PDC_TXTDIS	(1 << 9)	/* Transmitter Transfer Disable */29 30#define ATMEL_PDC_PTSR		0x124	/* Transfer Status Register */31 32#define ATMEL_PDC_SCND_BUF_OFF	0x10	/* Offset between first and second buffer registers */33 34#endif35