brintos

brintos / linux-shallow public Read only

0
0
Text · 6.1 KiB · 1dd88c7 Raw
158 lines · c
1/* SPDX-License-Identifier: GPL-2.0-only */2/*3 * alc5623.h  --  alc562[123] ALSA Soc Audio driver4 *5 * Copyright 2008 Realtek Microelectronics6 * Copyright 2010 Arnaud Patard <arnaud.patard@rtp-net.org>7 *8 * Author: flove <flove@realtek.com>9 * Arnaud Patard <arnaud.patard@rtp-net.org>10 */11 12#ifndef _ALC5623_H13#define _ALC5623_H14 15#define ALC5623_RESET				0x0016/*				5621 5622 5623  */17/* speaker output vol		   2    2       */18/* line output vol                      4    2  */19/* HP output vol		   4    0    4  */20#define ALC5623_SPK_OUT_VOL			0x0221#define ALC5623_HP_OUT_VOL			0x0422#define ALC5623_MONO_AUX_OUT_VOL		0x0623#define ALC5623_AUXIN_VOL			0x0824#define ALC5623_LINE_IN_VOL			0x0A25#define ALC5623_STEREO_DAC_VOL			0x0C26#define ALC5623_MIC_VOL				0x0E27#define ALC5623_MIC_ROUTING_CTRL		0x1028#define ALC5623_ADC_REC_GAIN			0x1229#define ALC5623_ADC_REC_MIXER			0x1430#define ALC5623_SOFT_VOL_CTRL_TIME		0x1631/* ALC5623_OUTPUT_MIXER_CTRL :			*/32/* same remark as for reg 2 line vs speaker	*/33#define ALC5623_OUTPUT_MIXER_CTRL		0x1C34#define ALC5623_MIC_CTRL			0x2235 36#define	ALC5623_DAI_CONTROL			0x3437#define ALC5623_DAI_SDP_MASTER_MODE		(0 << 15)38#define ALC5623_DAI_SDP_SLAVE_MODE		(1 << 15)39#define ALC5623_DAI_I2S_PCM_MODE		(1 << 14)40#define ALC5623_DAI_MAIN_I2S_BCLK_POL_CTRL	(1 <<  7)41#define ALC5623_DAI_ADC_DATA_L_R_SWAP		(1 <<  5)42#define ALC5623_DAI_DAC_DATA_L_R_SWAP		(1 <<  4)43#define ALC5623_DAI_I2S_DL_MASK			(3 <<  2)44#define ALC5623_DAI_I2S_DL_32			(3 <<  2)45#define	ALC5623_DAI_I2S_DL_24			(2 <<  2)46#define ALC5623_DAI_I2S_DL_20			(1 <<  2)47#define ALC5623_DAI_I2S_DL_16			(0 <<  2)48#define ALC5623_DAI_I2S_DF_PCM			(3 <<  0)49#define	ALC5623_DAI_I2S_DF_LEFT			(2 <<  0)50#define ALC5623_DAI_I2S_DF_RIGHT		(1 <<  0)51#define ALC5623_DAI_I2S_DF_I2S			(0 <<  0)52 53#define ALC5623_STEREO_AD_DA_CLK_CTRL		0x3654#define	ALC5623_COMPANDING_CTRL			0x3855 56#define	ALC5623_PWR_MANAG_ADD1			0x3A57#define ALC5623_PWR_ADD1_MAIN_I2S_EN		(1 << 15)58#define ALC5623_PWR_ADD1_ZC_DET_PD_EN		(1 << 14)59#define ALC5623_PWR_ADD1_MIC1_BIAS_EN		(1 << 11)60#define ALC5623_PWR_ADD1_SHORT_CURR_DET_EN	(1 << 10)61#define ALC5623_PWR_ADD1_SOFTGEN_EN		(1 <<  8) /* rsvd on 5622 */62#define	ALC5623_PWR_ADD1_DEPOP_BUF_HP		(1 <<  6) /* rsvd on 5622 */63#define	ALC5623_PWR_ADD1_HP_OUT_AMP		(1 <<  5)64#define	ALC5623_PWR_ADD1_HP_OUT_ENH_AMP		(1 <<  4) /* rsvd on 5622 */65#define ALC5623_PWR_ADD1_DEPOP_BUF_AUX		(1 <<  2)66#define ALC5623_PWR_ADD1_AUX_OUT_AMP		(1 <<  1)67#define ALC5623_PWR_ADD1_AUX_OUT_ENH_AMP	(1 <<  0) /* rsvd on 5622 */68 69#define ALC5623_PWR_MANAG_ADD2			0x3C70#define ALC5623_PWR_ADD2_LINEOUT		(1 << 15) /* rt5623 */71#define ALC5623_PWR_ADD2_CLASS_AB		(1 << 15) /* rt5621 */72#define ALC5623_PWR_ADD2_CLASS_D		(1 << 14) /* rt5621 */73#define ALC5623_PWR_ADD2_VREF			(1 << 13)74#define ALC5623_PWR_ADD2_PLL			(1 << 12)75#define ALC5623_PWR_ADD2_DAC_REF_CIR		(1 << 10)76#define ALC5623_PWR_ADD2_L_DAC_CLK		(1 <<  9)77#define ALC5623_PWR_ADD2_R_DAC_CLK		(1 <<  8)78#define ALC5623_PWR_ADD2_L_ADC_CLK_GAIN		(1 <<  7)79#define ALC5623_PWR_ADD2_R_ADC_CLK_GAIN		(1 <<  6)80#define ALC5623_PWR_ADD2_L_HP_MIXER		(1 <<  5)81#define ALC5623_PWR_ADD2_R_HP_MIXER		(1 <<  4)82#define ALC5623_PWR_ADD2_SPK_MIXER		(1 <<  3)83#define ALC5623_PWR_ADD2_MONO_MIXER		(1 <<  2)84#define ALC5623_PWR_ADD2_L_ADC_REC_MIXER	(1 <<  1)85#define ALC5623_PWR_ADD2_R_ADC_REC_MIXER	(1 <<  0)86 87#define ALC5623_PWR_MANAG_ADD3			0x3E88#define ALC5623_PWR_ADD3_MAIN_BIAS		(1 << 15)89#define ALC5623_PWR_ADD3_AUXOUT_L_VOL_AMP	(1 << 14)90#define ALC5623_PWR_ADD3_AUXOUT_R_VOL_AMP	(1 << 13)91#define ALC5623_PWR_ADD3_SPK_OUT		(1 << 12)92#define ALC5623_PWR_ADD3_HP_L_OUT_VOL		(1 << 10)93#define ALC5623_PWR_ADD3_HP_R_OUT_VOL		(1 <<  9)94#define ALC5623_PWR_ADD3_LINEIN_L_VOL		(1 <<  7)95#define ALC5623_PWR_ADD3_LINEIN_R_VOL		(1 <<  6)96#define ALC5623_PWR_ADD3_AUXIN_L_VOL		(1 <<  5)97#define ALC5623_PWR_ADD3_AUXIN_R_VOL		(1 <<  4)98#define ALC5623_PWR_ADD3_MIC1_FUN_CTRL		(1 <<  3)99#define ALC5623_PWR_ADD3_MIC2_FUN_CTRL		(1 <<  2)100#define ALC5623_PWR_ADD3_MIC1_BOOST_AD		(1 <<  1)101#define ALC5623_PWR_ADD3_MIC2_BOOST_AD		(1 <<  0)102 103#define ALC5623_ADD_CTRL_REG			0x40104 105#define	ALC5623_GLOBAL_CLK_CTRL_REG		0x42106#define ALC5623_GBL_CLK_SYS_SOUR_SEL_PLL	(1 << 15)107#define ALC5623_GBL_CLK_SYS_SOUR_SEL_MCLK	(0 << 15)108#define ALC5623_GBL_CLK_PLL_SOUR_SEL_BITCLK	(1 << 14)109#define ALC5623_GBL_CLK_PLL_SOUR_SEL_MCLK	(0 << 14)110#define ALC5623_GBL_CLK_PLL_DIV_RATIO_DIV8	(3 <<  1)111#define ALC5623_GBL_CLK_PLL_DIV_RATIO_DIV4	(2 <<  1)112#define ALC5623_GBL_CLK_PLL_DIV_RATIO_DIV2	(1 <<  1)113#define ALC5623_GBL_CLK_PLL_DIV_RATIO_DIV1	(0 <<  1)114#define ALC5623_GBL_CLK_PLL_PRE_DIV2		(1 <<  0)115#define ALC5623_GBL_CLK_PLL_PRE_DIV1		(0 <<  0)116 117#define ALC5623_PLL_CTRL			0x44118#define ALC5623_PLL_CTRL_N_VAL(n)		(((n)&0xff) << 8)119#define ALC5623_PLL_CTRL_K_VAL(k)		(((k)&0x7)  << 4)120#define ALC5623_PLL_CTRL_M_VAL(m)		((m)&0xf)121 122#define ALC5623_GPIO_OUTPUT_PIN_CTRL		0x4A123#define ALC5623_GPIO_PIN_CONFIG			0x4C124#define ALC5623_GPIO_PIN_POLARITY		0x4E125#define ALC5623_GPIO_PIN_STICKY			0x50126#define ALC5623_GPIO_PIN_WAKEUP			0x52127#define ALC5623_GPIO_PIN_STATUS			0x54128#define ALC5623_GPIO_PIN_SHARING		0x56129#define	ALC5623_OVER_CURR_STATUS		0x58130#define ALC5623_JACK_DET_CTRL			0x5A131 132#define ALC5623_MISC_CTRL			0x5E133#define ALC5623_MISC_DISABLE_FAST_VREG		(1 << 15)134#define ALC5623_MISC_SPK_CLASS_AB_OC_PD		(1 << 13) /* 5621 */135#define ALC5623_MISC_SPK_CLASS_AB_OC_DET	(1 << 12) /* 5621 */136#define ALC5623_MISC_HP_DEPOP_MODE3_EN		(1 << 10)137#define ALC5623_MISC_HP_DEPOP_MODE2_EN		(1 <<  9)138#define ALC5623_MISC_HP_DEPOP_MODE1_EN		(1 <<  8)139#define ALC5623_MISC_AUXOUT_DEPOP_MODE3_EN	(1 <<  6)140#define ALC5623_MISC_AUXOUT_DEPOP_MODE2_EN	(1 <<  5)141#define ALC5623_MISC_AUXOUT_DEPOP_MODE1_EN	(1 <<  4)142#define ALC5623_MISC_M_DAC_L_INPUT		(1 <<  3)143#define ALC5623_MISC_M_DAC_R_INPUT		(1 <<  2)144#define ALC5623_MISC_IRQOUT_INV_CTRL		(1 <<  0)145 146#define	ALC5623_PSEDUEO_SPATIAL_CTRL		0x60147#define ALC5623_EQ_CTRL				0x62148#define ALC5623_EQ_MODE_ENABLE			0x66149#define ALC5623_AVC_CTRL			0x68150#define ALC5623_HID_CTRL_INDEX			0x6A151#define ALC5623_HID_CTRL_DATA			0x6C152#define ALC5623_VENDOR_ID1			0x7C153#define ALC5623_VENDOR_ID2			0x7E154 155#define ALC5623_PLL_FR_MCLK			0156#define ALC5623_PLL_FR_BCK			1157#endif158