160 lines · c
1/* SPDX-License-Identifier: GPL-2.0 */2/*3 * Arm Statistical Profiling Extensions (SPE) support4 * Copyright (c) 2017-2018, Arm Ltd.5 */6 7#ifndef INCLUDE__ARM_SPE_PKT_DECODER_H__8#define INCLUDE__ARM_SPE_PKT_DECODER_H__9 10#include <stddef.h>11#include <stdint.h>12 13#define ARM_SPE_PKT_DESC_MAX 25614 15#define ARM_SPE_NEED_MORE_BYTES -116#define ARM_SPE_BAD_PACKET -217 18#define ARM_SPE_PKT_MAX_SZ 1619 20enum arm_spe_pkt_type {21 ARM_SPE_BAD,22 ARM_SPE_PAD,23 ARM_SPE_END,24 ARM_SPE_TIMESTAMP,25 ARM_SPE_ADDRESS,26 ARM_SPE_COUNTER,27 ARM_SPE_CONTEXT,28 ARM_SPE_OP_TYPE,29 ARM_SPE_EVENTS,30 ARM_SPE_DATA_SOURCE,31};32 33struct arm_spe_pkt {34 enum arm_spe_pkt_type type;35 unsigned char index;36 uint64_t payload;37};38 39/* Short header (HEADER0) and extended header (HEADER1) */40#define SPE_HEADER0_PAD 0x041#define SPE_HEADER0_END 0x142#define SPE_HEADER0_TIMESTAMP 0x7143/* Mask for event & data source */44#define SPE_HEADER0_MASK1 (GENMASK_ULL(7, 6) | GENMASK_ULL(3, 0))45#define SPE_HEADER0_EVENTS 0x4246#define SPE_HEADER0_SOURCE 0x4347/* Mask for context & operation */48#define SPE_HEADER0_MASK2 GENMASK_ULL(7, 2)49#define SPE_HEADER0_CONTEXT 0x6450#define SPE_HEADER0_OP_TYPE 0x4851/* Mask for extended format */52#define SPE_HEADER0_EXTENDED 0x2053/* Mask for address & counter */54#define SPE_HEADER0_MASK3 GENMASK_ULL(7, 3)55#define SPE_HEADER0_ADDRESS 0xb056#define SPE_HEADER0_COUNTER 0x9857#define SPE_HEADER1_ALIGNMENT 0x058 59#define SPE_HDR_SHORT_INDEX(h) ((h) & GENMASK_ULL(2, 0))60#define SPE_HDR_EXTENDED_INDEX(h0, h1) (((h0) & GENMASK_ULL(1, 0)) << 3 | \61 SPE_HDR_SHORT_INDEX(h1))62 63/* Address packet header */64#define SPE_ADDR_PKT_HDR_INDEX_INS 0x065#define SPE_ADDR_PKT_HDR_INDEX_BRANCH 0x166#define SPE_ADDR_PKT_HDR_INDEX_DATA_VIRT 0x267#define SPE_ADDR_PKT_HDR_INDEX_DATA_PHYS 0x368#define SPE_ADDR_PKT_HDR_INDEX_PREV_BRANCH 0x469 70/* Address packet payload */71#define SPE_ADDR_PKT_ADDR_BYTE7_SHIFT 5672#define SPE_ADDR_PKT_ADDR_GET_BYTES_0_6(v) ((v) & GENMASK_ULL(55, 0))73#define SPE_ADDR_PKT_ADDR_GET_BYTE_6(v) (((v) & GENMASK_ULL(55, 48)) >> 48)74 75#define SPE_ADDR_PKT_GET_NS(v) (((v) & BIT_ULL(63)) >> 63)76#define SPE_ADDR_PKT_GET_EL(v) (((v) & GENMASK_ULL(62, 61)) >> 61)77#define SPE_ADDR_PKT_GET_CH(v) (((v) & BIT_ULL(62)) >> 62)78#define SPE_ADDR_PKT_GET_PAT(v) (((v) & GENMASK_ULL(59, 56)) >> 56)79 80#define SPE_ADDR_PKT_EL0 081#define SPE_ADDR_PKT_EL1 182#define SPE_ADDR_PKT_EL2 283#define SPE_ADDR_PKT_EL3 384 85/* Context packet header */86#define SPE_CTX_PKT_HDR_INDEX(h) ((h) & GENMASK_ULL(1, 0))87 88/* Counter packet header */89#define SPE_CNT_PKT_HDR_INDEX_TOTAL_LAT 0x090#define SPE_CNT_PKT_HDR_INDEX_ISSUE_LAT 0x191#define SPE_CNT_PKT_HDR_INDEX_TRANS_LAT 0x292 93/* Event packet payload */94enum arm_spe_events {95 EV_EXCEPTION_GEN = 0,96 EV_RETIRED = 1,97 EV_L1D_ACCESS = 2,98 EV_L1D_REFILL = 3,99 EV_TLB_ACCESS = 4,100 EV_TLB_WALK = 5,101 EV_NOT_TAKEN = 6,102 EV_MISPRED = 7,103 EV_LLC_ACCESS = 8,104 EV_LLC_MISS = 9,105 EV_REMOTE_ACCESS = 10,106 EV_ALIGNMENT = 11,107 EV_PARTIAL_PREDICATE = 17,108 EV_EMPTY_PREDICATE = 18,109};110 111/* Operation packet header */112#define SPE_OP_PKT_HDR_CLASS(h) ((h) & GENMASK_ULL(1, 0))113#define SPE_OP_PKT_HDR_CLASS_OTHER 0x0114#define SPE_OP_PKT_HDR_CLASS_LD_ST_ATOMIC 0x1115#define SPE_OP_PKT_HDR_CLASS_BR_ERET 0x2116 117#define SPE_OP_PKT_IS_OTHER_SVE_OP(v) (((v) & (BIT(7) | BIT(3) | BIT(0))) == 0x8)118 119#define SPE_OP_PKT_COND BIT(0)120 121#define SPE_OP_PKT_LDST_SUBCLASS_GET(v) ((v) & GENMASK_ULL(7, 1))122#define SPE_OP_PKT_LDST_SUBCLASS_GP_REG 0x0123#define SPE_OP_PKT_LDST_SUBCLASS_SIMD_FP 0x4124#define SPE_OP_PKT_LDST_SUBCLASS_UNSPEC_REG 0x10125#define SPE_OP_PKT_LDST_SUBCLASS_NV_SYSREG 0x30126#define SPE_OP_PKT_LDST_SUBCLASS_MTE_TAG 0x14127#define SPE_OP_PKT_LDST_SUBCLASS_MEMCPY 0x20128#define SPE_OP_PKT_LDST_SUBCLASS_MEMSET 0x25129 130#define SPE_OP_PKT_IS_LDST_ATOMIC(v) (((v) & (GENMASK_ULL(7, 5) | BIT(1))) == 0x2)131 132#define SPE_OP_PKT_AR BIT(4)133#define SPE_OP_PKT_EXCL BIT(3)134#define SPE_OP_PKT_AT BIT(2)135#define SPE_OP_PKT_ST BIT(0)136 137#define SPE_OP_PKT_IS_LDST_SVE(v) (((v) & (BIT(3) | BIT(1))) == 0x8)138 139#define SPE_OP_PKT_SVE_SG BIT(7)140/*141 * SVE effective vector length (EVL) is stored in byte 0 bits [6:4];142 * the length is rounded up to a power of two and use 32 as one step,143 * so EVL calculation is:144 *145 * 32 * (2 ^ bits [6:4]) = 32 << (bits [6:4])146 */147#define SPE_OP_PKG_SVE_EVL(v) (32 << (((v) & GENMASK_ULL(6, 4)) >> 4))148#define SPE_OP_PKT_SVE_PRED BIT(2)149#define SPE_OP_PKT_SVE_FP BIT(1)150 151#define SPE_OP_PKT_IS_INDIRECT_BRANCH(v) (((v) & GENMASK_ULL(7, 1)) == 0x2)152 153const char *arm_spe_pkt_name(enum arm_spe_pkt_type);154 155int arm_spe_get_packet(const unsigned char *buf, size_t len,156 struct arm_spe_pkt *packet);157 158int arm_spe_pkt_desc(const struct arm_spe_pkt *packet, char *buf, size_t len);159#endif160