257 lines · c
1// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py2// RUN: %clang_cc1 -fclang-abi-compat=latest -triple aarch64 -target-feature +sve -target-feature +sve2 -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s3// RUN: %clang_cc1 -fclang-abi-compat=latest -triple aarch64 -target-feature +sve -target-feature +sve2 -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK4// RUN: %clang_cc1 -fclang-abi-compat=latest -DSVE_OVERLOADED_FORMS -triple aarch64 -target-feature +sve -target-feature +sve2 -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s5// RUN: %clang_cc1 -fclang-abi-compat=latest -DSVE_OVERLOADED_FORMS -triple aarch64 -target-feature +sve -target-feature +sve2 -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK6 7// REQUIRES: aarch64-registered-target8 9#include <arm_sve.h>10 11#ifdef SVE_OVERLOADED_FORMS12// A simple used,unused... macro, long enough to represent any SVE builtin.13#define SVE_ACLE_FUNC(A1,A2_UNUSED,A3,A4_UNUSED) A1##A314#else15#define SVE_ACLE_FUNC(A1,A2,A3,A4) A1##A2##A3##A416#endif17 18// CHECK-LABEL: @test_svsra_n_s8(19// CHECK-NEXT: entry:20// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 16 x i8> @llvm.aarch64.sve.ssra.nxv16i8(<vscale x 16 x i8> [[OP1:%.*]], <vscale x 16 x i8> [[OP2:%.*]], i32 1)21// CHECK-NEXT: ret <vscale x 16 x i8> [[TMP0]]22//23// CPP-CHECK-LABEL: @_Z15test_svsra_n_s8u10__SVInt8_tS_(24// CPP-CHECK-NEXT: entry:25// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 16 x i8> @llvm.aarch64.sve.ssra.nxv16i8(<vscale x 16 x i8> [[OP1:%.*]], <vscale x 16 x i8> [[OP2:%.*]], i32 1)26// CPP-CHECK-NEXT: ret <vscale x 16 x i8> [[TMP0]]27//28svint8_t test_svsra_n_s8(svint8_t op1, svint8_t op2)29{30 return SVE_ACLE_FUNC(svsra,_n_s8,,)(op1, op2, 1);31}32 33// CHECK-LABEL: @test_svsra_n_s8_1(34// CHECK-NEXT: entry:35// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 16 x i8> @llvm.aarch64.sve.ssra.nxv16i8(<vscale x 16 x i8> [[OP1:%.*]], <vscale x 16 x i8> [[OP2:%.*]], i32 8)36// CHECK-NEXT: ret <vscale x 16 x i8> [[TMP0]]37//38// CPP-CHECK-LABEL: @_Z17test_svsra_n_s8_1u10__SVInt8_tS_(39// CPP-CHECK-NEXT: entry:40// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 16 x i8> @llvm.aarch64.sve.ssra.nxv16i8(<vscale x 16 x i8> [[OP1:%.*]], <vscale x 16 x i8> [[OP2:%.*]], i32 8)41// CPP-CHECK-NEXT: ret <vscale x 16 x i8> [[TMP0]]42//43svint8_t test_svsra_n_s8_1(svint8_t op1, svint8_t op2)44{45 return SVE_ACLE_FUNC(svsra,_n_s8,,)(op1, op2, 8);46}47 48// CHECK-LABEL: @test_svsra_n_s16(49// CHECK-NEXT: entry:50// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 8 x i16> @llvm.aarch64.sve.ssra.nxv8i16(<vscale x 8 x i16> [[OP1:%.*]], <vscale x 8 x i16> [[OP2:%.*]], i32 1)51// CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]52//53// CPP-CHECK-LABEL: @_Z16test_svsra_n_s16u11__SVInt16_tS_(54// CPP-CHECK-NEXT: entry:55// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 8 x i16> @llvm.aarch64.sve.ssra.nxv8i16(<vscale x 8 x i16> [[OP1:%.*]], <vscale x 8 x i16> [[OP2:%.*]], i32 1)56// CPP-CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]57//58svint16_t test_svsra_n_s16(svint16_t op1, svint16_t op2)59{60 return SVE_ACLE_FUNC(svsra,_n_s16,,)(op1, op2, 1);61}62 63// CHECK-LABEL: @test_svsra_n_s16_1(64// CHECK-NEXT: entry:65// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 8 x i16> @llvm.aarch64.sve.ssra.nxv8i16(<vscale x 8 x i16> [[OP1:%.*]], <vscale x 8 x i16> [[OP2:%.*]], i32 16)66// CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]67//68// CPP-CHECK-LABEL: @_Z18test_svsra_n_s16_1u11__SVInt16_tS_(69// CPP-CHECK-NEXT: entry:70// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 8 x i16> @llvm.aarch64.sve.ssra.nxv8i16(<vscale x 8 x i16> [[OP1:%.*]], <vscale x 8 x i16> [[OP2:%.*]], i32 16)71// CPP-CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]72//73svint16_t test_svsra_n_s16_1(svint16_t op1, svint16_t op2)74{75 return SVE_ACLE_FUNC(svsra,_n_s16,,)(op1, op2, 16);76}77 78// CHECK-LABEL: @test_svsra_n_s32(79// CHECK-NEXT: entry:80// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 4 x i32> @llvm.aarch64.sve.ssra.nxv4i32(<vscale x 4 x i32> [[OP1:%.*]], <vscale x 4 x i32> [[OP2:%.*]], i32 1)81// CHECK-NEXT: ret <vscale x 4 x i32> [[TMP0]]82//83// CPP-CHECK-LABEL: @_Z16test_svsra_n_s32u11__SVInt32_tS_(84// CPP-CHECK-NEXT: entry:85// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 4 x i32> @llvm.aarch64.sve.ssra.nxv4i32(<vscale x 4 x i32> [[OP1:%.*]], <vscale x 4 x i32> [[OP2:%.*]], i32 1)86// CPP-CHECK-NEXT: ret <vscale x 4 x i32> [[TMP0]]87//88svint32_t test_svsra_n_s32(svint32_t op1, svint32_t op2)89{90 return SVE_ACLE_FUNC(svsra,_n_s32,,)(op1, op2, 1);91}92 93// CHECK-LABEL: @test_svsra_n_s32_1(94// CHECK-NEXT: entry:95// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 4 x i32> @llvm.aarch64.sve.ssra.nxv4i32(<vscale x 4 x i32> [[OP1:%.*]], <vscale x 4 x i32> [[OP2:%.*]], i32 32)96// CHECK-NEXT: ret <vscale x 4 x i32> [[TMP0]]97//98// CPP-CHECK-LABEL: @_Z18test_svsra_n_s32_1u11__SVInt32_tS_(99// CPP-CHECK-NEXT: entry:100// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 4 x i32> @llvm.aarch64.sve.ssra.nxv4i32(<vscale x 4 x i32> [[OP1:%.*]], <vscale x 4 x i32> [[OP2:%.*]], i32 32)101// CPP-CHECK-NEXT: ret <vscale x 4 x i32> [[TMP0]]102//103svint32_t test_svsra_n_s32_1(svint32_t op1, svint32_t op2)104{105 return SVE_ACLE_FUNC(svsra,_n_s32,,)(op1, op2, 32);106}107 108// CHECK-LABEL: @test_svsra_n_s64(109// CHECK-NEXT: entry:110// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.ssra.nxv2i64(<vscale x 2 x i64> [[OP1:%.*]], <vscale x 2 x i64> [[OP2:%.*]], i32 1)111// CHECK-NEXT: ret <vscale x 2 x i64> [[TMP0]]112//113// CPP-CHECK-LABEL: @_Z16test_svsra_n_s64u11__SVInt64_tS_(114// CPP-CHECK-NEXT: entry:115// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.ssra.nxv2i64(<vscale x 2 x i64> [[OP1:%.*]], <vscale x 2 x i64> [[OP2:%.*]], i32 1)116// CPP-CHECK-NEXT: ret <vscale x 2 x i64> [[TMP0]]117//118svint64_t test_svsra_n_s64(svint64_t op1, svint64_t op2)119{120 return SVE_ACLE_FUNC(svsra,_n_s64,,)(op1, op2, 1);121}122 123// CHECK-LABEL: @test_svsra_n_s64_1(124// CHECK-NEXT: entry:125// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.ssra.nxv2i64(<vscale x 2 x i64> [[OP1:%.*]], <vscale x 2 x i64> [[OP2:%.*]], i32 64)126// CHECK-NEXT: ret <vscale x 2 x i64> [[TMP0]]127//128// CPP-CHECK-LABEL: @_Z18test_svsra_n_s64_1u11__SVInt64_tS_(129// CPP-CHECK-NEXT: entry:130// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.ssra.nxv2i64(<vscale x 2 x i64> [[OP1:%.*]], <vscale x 2 x i64> [[OP2:%.*]], i32 64)131// CPP-CHECK-NEXT: ret <vscale x 2 x i64> [[TMP0]]132//133svint64_t test_svsra_n_s64_1(svint64_t op1, svint64_t op2)134{135 return SVE_ACLE_FUNC(svsra,_n_s64,,)(op1, op2, 64);136}137 138// CHECK-LABEL: @test_svsra_n_u8(139// CHECK-NEXT: entry:140// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 16 x i8> @llvm.aarch64.sve.usra.nxv16i8(<vscale x 16 x i8> [[OP1:%.*]], <vscale x 16 x i8> [[OP2:%.*]], i32 1)141// CHECK-NEXT: ret <vscale x 16 x i8> [[TMP0]]142//143// CPP-CHECK-LABEL: @_Z15test_svsra_n_u8u11__SVUint8_tS_(144// CPP-CHECK-NEXT: entry:145// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 16 x i8> @llvm.aarch64.sve.usra.nxv16i8(<vscale x 16 x i8> [[OP1:%.*]], <vscale x 16 x i8> [[OP2:%.*]], i32 1)146// CPP-CHECK-NEXT: ret <vscale x 16 x i8> [[TMP0]]147//148svuint8_t test_svsra_n_u8(svuint8_t op1, svuint8_t op2)149{150 return SVE_ACLE_FUNC(svsra,_n_u8,,)(op1, op2, 1);151}152 153// CHECK-LABEL: @test_svsra_n_u8_1(154// CHECK-NEXT: entry:155// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 16 x i8> @llvm.aarch64.sve.usra.nxv16i8(<vscale x 16 x i8> [[OP1:%.*]], <vscale x 16 x i8> [[OP2:%.*]], i32 8)156// CHECK-NEXT: ret <vscale x 16 x i8> [[TMP0]]157//158// CPP-CHECK-LABEL: @_Z17test_svsra_n_u8_1u11__SVUint8_tS_(159// CPP-CHECK-NEXT: entry:160// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 16 x i8> @llvm.aarch64.sve.usra.nxv16i8(<vscale x 16 x i8> [[OP1:%.*]], <vscale x 16 x i8> [[OP2:%.*]], i32 8)161// CPP-CHECK-NEXT: ret <vscale x 16 x i8> [[TMP0]]162//163svuint8_t test_svsra_n_u8_1(svuint8_t op1, svuint8_t op2)164{165 return SVE_ACLE_FUNC(svsra,_n_u8,,)(op1, op2, 8);166}167 168// CHECK-LABEL: @test_svsra_n_u16(169// CHECK-NEXT: entry:170// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 8 x i16> @llvm.aarch64.sve.usra.nxv8i16(<vscale x 8 x i16> [[OP1:%.*]], <vscale x 8 x i16> [[OP2:%.*]], i32 1)171// CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]172//173// CPP-CHECK-LABEL: @_Z16test_svsra_n_u16u12__SVUint16_tS_(174// CPP-CHECK-NEXT: entry:175// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 8 x i16> @llvm.aarch64.sve.usra.nxv8i16(<vscale x 8 x i16> [[OP1:%.*]], <vscale x 8 x i16> [[OP2:%.*]], i32 1)176// CPP-CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]177//178svuint16_t test_svsra_n_u16(svuint16_t op1, svuint16_t op2)179{180 return SVE_ACLE_FUNC(svsra,_n_u16,,)(op1, op2, 1);181}182 183// CHECK-LABEL: @test_svsra_n_u16_1(184// CHECK-NEXT: entry:185// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 8 x i16> @llvm.aarch64.sve.usra.nxv8i16(<vscale x 8 x i16> [[OP1:%.*]], <vscale x 8 x i16> [[OP2:%.*]], i32 16)186// CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]187//188// CPP-CHECK-LABEL: @_Z18test_svsra_n_u16_1u12__SVUint16_tS_(189// CPP-CHECK-NEXT: entry:190// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 8 x i16> @llvm.aarch64.sve.usra.nxv8i16(<vscale x 8 x i16> [[OP1:%.*]], <vscale x 8 x i16> [[OP2:%.*]], i32 16)191// CPP-CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]192//193svuint16_t test_svsra_n_u16_1(svuint16_t op1, svuint16_t op2)194{195 return SVE_ACLE_FUNC(svsra,_n_u16,,)(op1, op2, 16);196}197 198// CHECK-LABEL: @test_svsra_n_u32(199// CHECK-NEXT: entry:200// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 4 x i32> @llvm.aarch64.sve.usra.nxv4i32(<vscale x 4 x i32> [[OP1:%.*]], <vscale x 4 x i32> [[OP2:%.*]], i32 1)201// CHECK-NEXT: ret <vscale x 4 x i32> [[TMP0]]202//203// CPP-CHECK-LABEL: @_Z16test_svsra_n_u32u12__SVUint32_tS_(204// CPP-CHECK-NEXT: entry:205// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 4 x i32> @llvm.aarch64.sve.usra.nxv4i32(<vscale x 4 x i32> [[OP1:%.*]], <vscale x 4 x i32> [[OP2:%.*]], i32 1)206// CPP-CHECK-NEXT: ret <vscale x 4 x i32> [[TMP0]]207//208svuint32_t test_svsra_n_u32(svuint32_t op1, svuint32_t op2)209{210 return SVE_ACLE_FUNC(svsra,_n_u32,,)(op1, op2, 1);211}212 213// CHECK-LABEL: @test_svsra_n_u32_1(214// CHECK-NEXT: entry:215// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 4 x i32> @llvm.aarch64.sve.usra.nxv4i32(<vscale x 4 x i32> [[OP1:%.*]], <vscale x 4 x i32> [[OP2:%.*]], i32 32)216// CHECK-NEXT: ret <vscale x 4 x i32> [[TMP0]]217//218// CPP-CHECK-LABEL: @_Z18test_svsra_n_u32_1u12__SVUint32_tS_(219// CPP-CHECK-NEXT: entry:220// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 4 x i32> @llvm.aarch64.sve.usra.nxv4i32(<vscale x 4 x i32> [[OP1:%.*]], <vscale x 4 x i32> [[OP2:%.*]], i32 32)221// CPP-CHECK-NEXT: ret <vscale x 4 x i32> [[TMP0]]222//223svuint32_t test_svsra_n_u32_1(svuint32_t op1, svuint32_t op2)224{225 return SVE_ACLE_FUNC(svsra,_n_u32,,)(op1, op2, 32);226}227 228// CHECK-LABEL: @test_svsra_n_u64(229// CHECK-NEXT: entry:230// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.usra.nxv2i64(<vscale x 2 x i64> [[OP1:%.*]], <vscale x 2 x i64> [[OP2:%.*]], i32 1)231// CHECK-NEXT: ret <vscale x 2 x i64> [[TMP0]]232//233// CPP-CHECK-LABEL: @_Z16test_svsra_n_u64u12__SVUint64_tS_(234// CPP-CHECK-NEXT: entry:235// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.usra.nxv2i64(<vscale x 2 x i64> [[OP1:%.*]], <vscale x 2 x i64> [[OP2:%.*]], i32 1)236// CPP-CHECK-NEXT: ret <vscale x 2 x i64> [[TMP0]]237//238svuint64_t test_svsra_n_u64(svuint64_t op1, svuint64_t op2)239{240 return SVE_ACLE_FUNC(svsra,_n_u64,,)(op1, op2, 1);241}242 243// CHECK-LABEL: @test_svsra_n_u64_1(244// CHECK-NEXT: entry:245// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.usra.nxv2i64(<vscale x 2 x i64> [[OP1:%.*]], <vscale x 2 x i64> [[OP2:%.*]], i32 64)246// CHECK-NEXT: ret <vscale x 2 x i64> [[TMP0]]247//248// CPP-CHECK-LABEL: @_Z18test_svsra_n_u64_1u12__SVUint64_tS_(249// CPP-CHECK-NEXT: entry:250// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.usra.nxv2i64(<vscale x 2 x i64> [[OP1:%.*]], <vscale x 2 x i64> [[OP2:%.*]], i32 64)251// CPP-CHECK-NEXT: ret <vscale x 2 x i64> [[TMP0]]252//253svuint64_t test_svsra_n_u64_1(svuint64_t op1, svuint64_t op2)254{255 return SVE_ACLE_FUNC(svsra,_n_u64,,)(op1, op2, 64);256}257