149 lines · c
1// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py UTC_ARGS: --version 22// REQUIRES: riscv-registered-target3// RUN: %clang_cc1 -triple riscv64 -target-feature +v -disable-O0-optnone \4// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \5// RUN: FileCheck --check-prefix=CHECK-RV64 %s6 7#include <riscv_vector.h>8 9// CHECK-RV64-LABEL: define dso_local <vscale x 64 x i1> @test_vmsof_m_b110// CHECK-RV64-SAME: (<vscale x 64 x i1> [[OP1:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0:[0-9]+]] {11// CHECK-RV64-NEXT: entry:12// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 64 x i1> @llvm.riscv.vmsof.nxv64i1.i64(<vscale x 64 x i1> [[OP1]], i64 [[VL]])13// CHECK-RV64-NEXT: ret <vscale x 64 x i1> [[TMP0]]14//15vbool1_t test_vmsof_m_b1(vbool1_t op1, size_t vl) {16 return __riscv_vmsof(op1, vl);17}18 19// CHECK-RV64-LABEL: define dso_local <vscale x 32 x i1> @test_vmsof_m_b220// CHECK-RV64-SAME: (<vscale x 32 x i1> [[OP1:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {21// CHECK-RV64-NEXT: entry:22// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 32 x i1> @llvm.riscv.vmsof.nxv32i1.i64(<vscale x 32 x i1> [[OP1]], i64 [[VL]])23// CHECK-RV64-NEXT: ret <vscale x 32 x i1> [[TMP0]]24//25vbool2_t test_vmsof_m_b2(vbool2_t op1, size_t vl) {26 return __riscv_vmsof(op1, vl);27}28 29// CHECK-RV64-LABEL: define dso_local <vscale x 16 x i1> @test_vmsof_m_b430// CHECK-RV64-SAME: (<vscale x 16 x i1> [[OP1:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {31// CHECK-RV64-NEXT: entry:32// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 16 x i1> @llvm.riscv.vmsof.nxv16i1.i64(<vscale x 16 x i1> [[OP1]], i64 [[VL]])33// CHECK-RV64-NEXT: ret <vscale x 16 x i1> [[TMP0]]34//35vbool4_t test_vmsof_m_b4(vbool4_t op1, size_t vl) {36 return __riscv_vmsof(op1, vl);37}38 39// CHECK-RV64-LABEL: define dso_local <vscale x 8 x i1> @test_vmsof_m_b840// CHECK-RV64-SAME: (<vscale x 8 x i1> [[OP1:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {41// CHECK-RV64-NEXT: entry:42// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i1> @llvm.riscv.vmsof.nxv8i1.i64(<vscale x 8 x i1> [[OP1]], i64 [[VL]])43// CHECK-RV64-NEXT: ret <vscale x 8 x i1> [[TMP0]]44//45vbool8_t test_vmsof_m_b8(vbool8_t op1, size_t vl) {46 return __riscv_vmsof(op1, vl);47}48 49// CHECK-RV64-LABEL: define dso_local <vscale x 4 x i1> @test_vmsof_m_b1650// CHECK-RV64-SAME: (<vscale x 4 x i1> [[OP1:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {51// CHECK-RV64-NEXT: entry:52// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i1> @llvm.riscv.vmsof.nxv4i1.i64(<vscale x 4 x i1> [[OP1]], i64 [[VL]])53// CHECK-RV64-NEXT: ret <vscale x 4 x i1> [[TMP0]]54//55vbool16_t test_vmsof_m_b16(vbool16_t op1, size_t vl) {56 return __riscv_vmsof(op1, vl);57}58 59// CHECK-RV64-LABEL: define dso_local <vscale x 2 x i1> @test_vmsof_m_b3260// CHECK-RV64-SAME: (<vscale x 2 x i1> [[OP1:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {61// CHECK-RV64-NEXT: entry:62// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i1> @llvm.riscv.vmsof.nxv2i1.i64(<vscale x 2 x i1> [[OP1]], i64 [[VL]])63// CHECK-RV64-NEXT: ret <vscale x 2 x i1> [[TMP0]]64//65vbool32_t test_vmsof_m_b32(vbool32_t op1, size_t vl) {66 return __riscv_vmsof(op1, vl);67}68 69// CHECK-RV64-LABEL: define dso_local <vscale x 1 x i1> @test_vmsof_m_b6470// CHECK-RV64-SAME: (<vscale x 1 x i1> [[OP1:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {71// CHECK-RV64-NEXT: entry:72// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i1> @llvm.riscv.vmsof.nxv1i1.i64(<vscale x 1 x i1> [[OP1]], i64 [[VL]])73// CHECK-RV64-NEXT: ret <vscale x 1 x i1> [[TMP0]]74//75vbool64_t test_vmsof_m_b64(vbool64_t op1, size_t vl) {76 return __riscv_vmsof(op1, vl);77}78 79// CHECK-RV64-LABEL: define dso_local <vscale x 64 x i1> @test_vmsof_m_b1_m80// CHECK-RV64-SAME: (<vscale x 64 x i1> [[MASK:%.*]], <vscale x 64 x i1> [[OP1:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {81// CHECK-RV64-NEXT: entry:82// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 64 x i1> @llvm.riscv.vmsof.mask.nxv64i1.i64(<vscale x 64 x i1> poison, <vscale x 64 x i1> [[OP1]], <vscale x 64 x i1> [[MASK]], i64 [[VL]])83// CHECK-RV64-NEXT: ret <vscale x 64 x i1> [[TMP0]]84//85vbool1_t test_vmsof_m_b1_m(vbool1_t mask, vbool1_t op1, size_t vl) {86 return __riscv_vmsof(mask, op1, vl);87}88 89// CHECK-RV64-LABEL: define dso_local <vscale x 32 x i1> @test_vmsof_m_b2_m90// CHECK-RV64-SAME: (<vscale x 32 x i1> [[MASK:%.*]], <vscale x 32 x i1> [[OP1:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {91// CHECK-RV64-NEXT: entry:92// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 32 x i1> @llvm.riscv.vmsof.mask.nxv32i1.i64(<vscale x 32 x i1> poison, <vscale x 32 x i1> [[OP1]], <vscale x 32 x i1> [[MASK]], i64 [[VL]])93// CHECK-RV64-NEXT: ret <vscale x 32 x i1> [[TMP0]]94//95vbool2_t test_vmsof_m_b2_m(vbool2_t mask, vbool2_t op1, size_t vl) {96 return __riscv_vmsof(mask, op1, vl);97}98 99// CHECK-RV64-LABEL: define dso_local <vscale x 16 x i1> @test_vmsof_m_b4_m100// CHECK-RV64-SAME: (<vscale x 16 x i1> [[MASK:%.*]], <vscale x 16 x i1> [[OP1:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {101// CHECK-RV64-NEXT: entry:102// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 16 x i1> @llvm.riscv.vmsof.mask.nxv16i1.i64(<vscale x 16 x i1> poison, <vscale x 16 x i1> [[OP1]], <vscale x 16 x i1> [[MASK]], i64 [[VL]])103// CHECK-RV64-NEXT: ret <vscale x 16 x i1> [[TMP0]]104//105vbool4_t test_vmsof_m_b4_m(vbool4_t mask, vbool4_t op1, size_t vl) {106 return __riscv_vmsof(mask, op1, vl);107}108 109// CHECK-RV64-LABEL: define dso_local <vscale x 8 x i1> @test_vmsof_m_b8_m110// CHECK-RV64-SAME: (<vscale x 8 x i1> [[MASK:%.*]], <vscale x 8 x i1> [[OP1:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {111// CHECK-RV64-NEXT: entry:112// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i1> @llvm.riscv.vmsof.mask.nxv8i1.i64(<vscale x 8 x i1> poison, <vscale x 8 x i1> [[OP1]], <vscale x 8 x i1> [[MASK]], i64 [[VL]])113// CHECK-RV64-NEXT: ret <vscale x 8 x i1> [[TMP0]]114//115vbool8_t test_vmsof_m_b8_m(vbool8_t mask, vbool8_t op1, size_t vl) {116 return __riscv_vmsof(mask, op1, vl);117}118 119// CHECK-RV64-LABEL: define dso_local <vscale x 4 x i1> @test_vmsof_m_b16_m120// CHECK-RV64-SAME: (<vscale x 4 x i1> [[MASK:%.*]], <vscale x 4 x i1> [[OP1:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {121// CHECK-RV64-NEXT: entry:122// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i1> @llvm.riscv.vmsof.mask.nxv4i1.i64(<vscale x 4 x i1> poison, <vscale x 4 x i1> [[OP1]], <vscale x 4 x i1> [[MASK]], i64 [[VL]])123// CHECK-RV64-NEXT: ret <vscale x 4 x i1> [[TMP0]]124//125vbool16_t test_vmsof_m_b16_m(vbool16_t mask, vbool16_t op1, size_t vl) {126 return __riscv_vmsof(mask, op1, vl);127}128 129// CHECK-RV64-LABEL: define dso_local <vscale x 2 x i1> @test_vmsof_m_b32_m130// CHECK-RV64-SAME: (<vscale x 2 x i1> [[MASK:%.*]], <vscale x 2 x i1> [[OP1:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {131// CHECK-RV64-NEXT: entry:132// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i1> @llvm.riscv.vmsof.mask.nxv2i1.i64(<vscale x 2 x i1> poison, <vscale x 2 x i1> [[OP1]], <vscale x 2 x i1> [[MASK]], i64 [[VL]])133// CHECK-RV64-NEXT: ret <vscale x 2 x i1> [[TMP0]]134//135vbool32_t test_vmsof_m_b32_m(vbool32_t mask, vbool32_t op1, size_t vl) {136 return __riscv_vmsof(mask, op1, vl);137}138 139// CHECK-RV64-LABEL: define dso_local <vscale x 1 x i1> @test_vmsof_m_b64_m140// CHECK-RV64-SAME: (<vscale x 1 x i1> [[MASK:%.*]], <vscale x 1 x i1> [[OP1:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {141// CHECK-RV64-NEXT: entry:142// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i1> @llvm.riscv.vmsof.mask.nxv1i1.i64(<vscale x 1 x i1> poison, <vscale x 1 x i1> [[OP1]], <vscale x 1 x i1> [[MASK]], i64 [[VL]])143// CHECK-RV64-NEXT: ret <vscale x 1 x i1> [[TMP0]]144//145vbool64_t test_vmsof_m_b64_m(vbool64_t mask, vbool64_t op1, size_t vl) {146 return __riscv_vmsof(mask, op1, vl);147}148 149