898 lines · c
1// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py UTC_ARGS: --version 22// REQUIRES: riscv-registered-target3// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zvl512b \4// RUN: -target-feature +zvbb \5// RUN: -target-feature +zvbc \6// RUN: -target-feature +zvkb \7// RUN: -target-feature +zvkg \8// RUN: -target-feature +zvkned \9// RUN: -target-feature +zvknhb \10// RUN: -target-feature +zvksed \11// RUN: -target-feature +zvksh \12// RUN: -disable-O0-optnone \13// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \14// RUN: FileCheck %s15 16#include <riscv_vector.h>17 18// CHECK-LABEL: define dso_local <vscale x 1 x i8> @test_vctz_v_u8mf8_tu19// CHECK-SAME: (<vscale x 1 x i8> [[MASKEDOFF:%.*]], <vscale x 1 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0:[0-9]+]] {20// CHECK-NEXT: entry:21// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i8> @llvm.riscv.vctz.nxv1i8.i64(<vscale x 1 x i8> [[MASKEDOFF]], <vscale x 1 x i8> [[VS2]], i64 [[VL]])22// CHECK-NEXT: ret <vscale x 1 x i8> [[TMP0]]23//24vuint8mf8_t test_vctz_v_u8mf8_tu(vuint8mf8_t maskedoff, vuint8mf8_t vs2, size_t vl) {25 return __riscv_vctz_v_u8mf8_tu(maskedoff, vs2, vl);26}27 28// CHECK-LABEL: define dso_local <vscale x 2 x i8> @test_vctz_v_u8mf4_tu29// CHECK-SAME: (<vscale x 2 x i8> [[MASKEDOFF:%.*]], <vscale x 2 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {30// CHECK-NEXT: entry:31// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i8> @llvm.riscv.vctz.nxv2i8.i64(<vscale x 2 x i8> [[MASKEDOFF]], <vscale x 2 x i8> [[VS2]], i64 [[VL]])32// CHECK-NEXT: ret <vscale x 2 x i8> [[TMP0]]33//34vuint8mf4_t test_vctz_v_u8mf4_tu(vuint8mf4_t maskedoff, vuint8mf4_t vs2, size_t vl) {35 return __riscv_vctz_v_u8mf4_tu(maskedoff, vs2, vl);36}37 38// CHECK-LABEL: define dso_local <vscale x 4 x i8> @test_vctz_v_u8mf2_tu39// CHECK-SAME: (<vscale x 4 x i8> [[MASKEDOFF:%.*]], <vscale x 4 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {40// CHECK-NEXT: entry:41// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i8> @llvm.riscv.vctz.nxv4i8.i64(<vscale x 4 x i8> [[MASKEDOFF]], <vscale x 4 x i8> [[VS2]], i64 [[VL]])42// CHECK-NEXT: ret <vscale x 4 x i8> [[TMP0]]43//44vuint8mf2_t test_vctz_v_u8mf2_tu(vuint8mf2_t maskedoff, vuint8mf2_t vs2, size_t vl) {45 return __riscv_vctz_v_u8mf2_tu(maskedoff, vs2, vl);46}47 48// CHECK-LABEL: define dso_local <vscale x 8 x i8> @test_vctz_v_u8m1_tu49// CHECK-SAME: (<vscale x 8 x i8> [[MASKEDOFF:%.*]], <vscale x 8 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {50// CHECK-NEXT: entry:51// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i8> @llvm.riscv.vctz.nxv8i8.i64(<vscale x 8 x i8> [[MASKEDOFF]], <vscale x 8 x i8> [[VS2]], i64 [[VL]])52// CHECK-NEXT: ret <vscale x 8 x i8> [[TMP0]]53//54vuint8m1_t test_vctz_v_u8m1_tu(vuint8m1_t maskedoff, vuint8m1_t vs2, size_t vl) {55 return __riscv_vctz_v_u8m1_tu(maskedoff, vs2, vl);56}57 58// CHECK-LABEL: define dso_local <vscale x 16 x i8> @test_vctz_v_u8m2_tu59// CHECK-SAME: (<vscale x 16 x i8> [[MASKEDOFF:%.*]], <vscale x 16 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {60// CHECK-NEXT: entry:61// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 16 x i8> @llvm.riscv.vctz.nxv16i8.i64(<vscale x 16 x i8> [[MASKEDOFF]], <vscale x 16 x i8> [[VS2]], i64 [[VL]])62// CHECK-NEXT: ret <vscale x 16 x i8> [[TMP0]]63//64vuint8m2_t test_vctz_v_u8m2_tu(vuint8m2_t maskedoff, vuint8m2_t vs2, size_t vl) {65 return __riscv_vctz_v_u8m2_tu(maskedoff, vs2, vl);66}67 68// CHECK-LABEL: define dso_local <vscale x 32 x i8> @test_vctz_v_u8m4_tu69// CHECK-SAME: (<vscale x 32 x i8> [[MASKEDOFF:%.*]], <vscale x 32 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {70// CHECK-NEXT: entry:71// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 32 x i8> @llvm.riscv.vctz.nxv32i8.i64(<vscale x 32 x i8> [[MASKEDOFF]], <vscale x 32 x i8> [[VS2]], i64 [[VL]])72// CHECK-NEXT: ret <vscale x 32 x i8> [[TMP0]]73//74vuint8m4_t test_vctz_v_u8m4_tu(vuint8m4_t maskedoff, vuint8m4_t vs2, size_t vl) {75 return __riscv_vctz_v_u8m4_tu(maskedoff, vs2, vl);76}77 78// CHECK-LABEL: define dso_local <vscale x 64 x i8> @test_vctz_v_u8m8_tu79// CHECK-SAME: (<vscale x 64 x i8> [[MASKEDOFF:%.*]], <vscale x 64 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {80// CHECK-NEXT: entry:81// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 64 x i8> @llvm.riscv.vctz.nxv64i8.i64(<vscale x 64 x i8> [[MASKEDOFF]], <vscale x 64 x i8> [[VS2]], i64 [[VL]])82// CHECK-NEXT: ret <vscale x 64 x i8> [[TMP0]]83//84vuint8m8_t test_vctz_v_u8m8_tu(vuint8m8_t maskedoff, vuint8m8_t vs2, size_t vl) {85 return __riscv_vctz_v_u8m8_tu(maskedoff, vs2, vl);86}87 88// CHECK-LABEL: define dso_local <vscale x 1 x i16> @test_vctz_v_u16mf4_tu89// CHECK-SAME: (<vscale x 1 x i16> [[MASKEDOFF:%.*]], <vscale x 1 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {90// CHECK-NEXT: entry:91// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i16> @llvm.riscv.vctz.nxv1i16.i64(<vscale x 1 x i16> [[MASKEDOFF]], <vscale x 1 x i16> [[VS2]], i64 [[VL]])92// CHECK-NEXT: ret <vscale x 1 x i16> [[TMP0]]93//94vuint16mf4_t test_vctz_v_u16mf4_tu(vuint16mf4_t maskedoff, vuint16mf4_t vs2, size_t vl) {95 return __riscv_vctz_v_u16mf4_tu(maskedoff, vs2, vl);96}97 98// CHECK-LABEL: define dso_local <vscale x 2 x i16> @test_vctz_v_u16mf2_tu99// CHECK-SAME: (<vscale x 2 x i16> [[MASKEDOFF:%.*]], <vscale x 2 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {100// CHECK-NEXT: entry:101// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i16> @llvm.riscv.vctz.nxv2i16.i64(<vscale x 2 x i16> [[MASKEDOFF]], <vscale x 2 x i16> [[VS2]], i64 [[VL]])102// CHECK-NEXT: ret <vscale x 2 x i16> [[TMP0]]103//104vuint16mf2_t test_vctz_v_u16mf2_tu(vuint16mf2_t maskedoff, vuint16mf2_t vs2, size_t vl) {105 return __riscv_vctz_v_u16mf2_tu(maskedoff, vs2, vl);106}107 108// CHECK-LABEL: define dso_local <vscale x 4 x i16> @test_vctz_v_u16m1_tu109// CHECK-SAME: (<vscale x 4 x i16> [[MASKEDOFF:%.*]], <vscale x 4 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {110// CHECK-NEXT: entry:111// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i16> @llvm.riscv.vctz.nxv4i16.i64(<vscale x 4 x i16> [[MASKEDOFF]], <vscale x 4 x i16> [[VS2]], i64 [[VL]])112// CHECK-NEXT: ret <vscale x 4 x i16> [[TMP0]]113//114vuint16m1_t test_vctz_v_u16m1_tu(vuint16m1_t maskedoff, vuint16m1_t vs2, size_t vl) {115 return __riscv_vctz_v_u16m1_tu(maskedoff, vs2, vl);116}117 118// CHECK-LABEL: define dso_local <vscale x 8 x i16> @test_vctz_v_u16m2_tu119// CHECK-SAME: (<vscale x 8 x i16> [[MASKEDOFF:%.*]], <vscale x 8 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {120// CHECK-NEXT: entry:121// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i16> @llvm.riscv.vctz.nxv8i16.i64(<vscale x 8 x i16> [[MASKEDOFF]], <vscale x 8 x i16> [[VS2]], i64 [[VL]])122// CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]123//124vuint16m2_t test_vctz_v_u16m2_tu(vuint16m2_t maskedoff, vuint16m2_t vs2, size_t vl) {125 return __riscv_vctz_v_u16m2_tu(maskedoff, vs2, vl);126}127 128// CHECK-LABEL: define dso_local <vscale x 16 x i16> @test_vctz_v_u16m4_tu129// CHECK-SAME: (<vscale x 16 x i16> [[MASKEDOFF:%.*]], <vscale x 16 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {130// CHECK-NEXT: entry:131// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 16 x i16> @llvm.riscv.vctz.nxv16i16.i64(<vscale x 16 x i16> [[MASKEDOFF]], <vscale x 16 x i16> [[VS2]], i64 [[VL]])132// CHECK-NEXT: ret <vscale x 16 x i16> [[TMP0]]133//134vuint16m4_t test_vctz_v_u16m4_tu(vuint16m4_t maskedoff, vuint16m4_t vs2, size_t vl) {135 return __riscv_vctz_v_u16m4_tu(maskedoff, vs2, vl);136}137 138// CHECK-LABEL: define dso_local <vscale x 32 x i16> @test_vctz_v_u16m8_tu139// CHECK-SAME: (<vscale x 32 x i16> [[MASKEDOFF:%.*]], <vscale x 32 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {140// CHECK-NEXT: entry:141// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 32 x i16> @llvm.riscv.vctz.nxv32i16.i64(<vscale x 32 x i16> [[MASKEDOFF]], <vscale x 32 x i16> [[VS2]], i64 [[VL]])142// CHECK-NEXT: ret <vscale x 32 x i16> [[TMP0]]143//144vuint16m8_t test_vctz_v_u16m8_tu(vuint16m8_t maskedoff, vuint16m8_t vs2, size_t vl) {145 return __riscv_vctz_v_u16m8_tu(maskedoff, vs2, vl);146}147 148// CHECK-LABEL: define dso_local <vscale x 1 x i32> @test_vctz_v_u32mf2_tu149// CHECK-SAME: (<vscale x 1 x i32> [[MASKEDOFF:%.*]], <vscale x 1 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {150// CHECK-NEXT: entry:151// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i32> @llvm.riscv.vctz.nxv1i32.i64(<vscale x 1 x i32> [[MASKEDOFF]], <vscale x 1 x i32> [[VS2]], i64 [[VL]])152// CHECK-NEXT: ret <vscale x 1 x i32> [[TMP0]]153//154vuint32mf2_t test_vctz_v_u32mf2_tu(vuint32mf2_t maskedoff, vuint32mf2_t vs2, size_t vl) {155 return __riscv_vctz_v_u32mf2_tu(maskedoff, vs2, vl);156}157 158// CHECK-LABEL: define dso_local <vscale x 2 x i32> @test_vctz_v_u32m1_tu159// CHECK-SAME: (<vscale x 2 x i32> [[MASKEDOFF:%.*]], <vscale x 2 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {160// CHECK-NEXT: entry:161// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i32> @llvm.riscv.vctz.nxv2i32.i64(<vscale x 2 x i32> [[MASKEDOFF]], <vscale x 2 x i32> [[VS2]], i64 [[VL]])162// CHECK-NEXT: ret <vscale x 2 x i32> [[TMP0]]163//164vuint32m1_t test_vctz_v_u32m1_tu(vuint32m1_t maskedoff, vuint32m1_t vs2, size_t vl) {165 return __riscv_vctz_v_u32m1_tu(maskedoff, vs2, vl);166}167 168// CHECK-LABEL: define dso_local <vscale x 4 x i32> @test_vctz_v_u32m2_tu169// CHECK-SAME: (<vscale x 4 x i32> [[MASKEDOFF:%.*]], <vscale x 4 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {170// CHECK-NEXT: entry:171// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i32> @llvm.riscv.vctz.nxv4i32.i64(<vscale x 4 x i32> [[MASKEDOFF]], <vscale x 4 x i32> [[VS2]], i64 [[VL]])172// CHECK-NEXT: ret <vscale x 4 x i32> [[TMP0]]173//174vuint32m2_t test_vctz_v_u32m2_tu(vuint32m2_t maskedoff, vuint32m2_t vs2, size_t vl) {175 return __riscv_vctz_v_u32m2_tu(maskedoff, vs2, vl);176}177 178// CHECK-LABEL: define dso_local <vscale x 8 x i32> @test_vctz_v_u32m4_tu179// CHECK-SAME: (<vscale x 8 x i32> [[MASKEDOFF:%.*]], <vscale x 8 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {180// CHECK-NEXT: entry:181// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i32> @llvm.riscv.vctz.nxv8i32.i64(<vscale x 8 x i32> [[MASKEDOFF]], <vscale x 8 x i32> [[VS2]], i64 [[VL]])182// CHECK-NEXT: ret <vscale x 8 x i32> [[TMP0]]183//184vuint32m4_t test_vctz_v_u32m4_tu(vuint32m4_t maskedoff, vuint32m4_t vs2, size_t vl) {185 return __riscv_vctz_v_u32m4_tu(maskedoff, vs2, vl);186}187 188// CHECK-LABEL: define dso_local <vscale x 16 x i32> @test_vctz_v_u32m8_tu189// CHECK-SAME: (<vscale x 16 x i32> [[MASKEDOFF:%.*]], <vscale x 16 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {190// CHECK-NEXT: entry:191// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 16 x i32> @llvm.riscv.vctz.nxv16i32.i64(<vscale x 16 x i32> [[MASKEDOFF]], <vscale x 16 x i32> [[VS2]], i64 [[VL]])192// CHECK-NEXT: ret <vscale x 16 x i32> [[TMP0]]193//194vuint32m8_t test_vctz_v_u32m8_tu(vuint32m8_t maskedoff, vuint32m8_t vs2, size_t vl) {195 return __riscv_vctz_v_u32m8_tu(maskedoff, vs2, vl);196}197 198// CHECK-LABEL: define dso_local <vscale x 1 x i64> @test_vctz_v_u64m1_tu199// CHECK-SAME: (<vscale x 1 x i64> [[MASKEDOFF:%.*]], <vscale x 1 x i64> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {200// CHECK-NEXT: entry:201// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i64> @llvm.riscv.vctz.nxv1i64.i64(<vscale x 1 x i64> [[MASKEDOFF]], <vscale x 1 x i64> [[VS2]], i64 [[VL]])202// CHECK-NEXT: ret <vscale x 1 x i64> [[TMP0]]203//204vuint64m1_t test_vctz_v_u64m1_tu(vuint64m1_t maskedoff, vuint64m1_t vs2, size_t vl) {205 return __riscv_vctz_v_u64m1_tu(maskedoff, vs2, vl);206}207 208// CHECK-LABEL: define dso_local <vscale x 2 x i64> @test_vctz_v_u64m2_tu209// CHECK-SAME: (<vscale x 2 x i64> [[MASKEDOFF:%.*]], <vscale x 2 x i64> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {210// CHECK-NEXT: entry:211// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i64> @llvm.riscv.vctz.nxv2i64.i64(<vscale x 2 x i64> [[MASKEDOFF]], <vscale x 2 x i64> [[VS2]], i64 [[VL]])212// CHECK-NEXT: ret <vscale x 2 x i64> [[TMP0]]213//214vuint64m2_t test_vctz_v_u64m2_tu(vuint64m2_t maskedoff, vuint64m2_t vs2, size_t vl) {215 return __riscv_vctz_v_u64m2_tu(maskedoff, vs2, vl);216}217 218// CHECK-LABEL: define dso_local <vscale x 4 x i64> @test_vctz_v_u64m4_tu219// CHECK-SAME: (<vscale x 4 x i64> [[MASKEDOFF:%.*]], <vscale x 4 x i64> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {220// CHECK-NEXT: entry:221// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i64> @llvm.riscv.vctz.nxv4i64.i64(<vscale x 4 x i64> [[MASKEDOFF]], <vscale x 4 x i64> [[VS2]], i64 [[VL]])222// CHECK-NEXT: ret <vscale x 4 x i64> [[TMP0]]223//224vuint64m4_t test_vctz_v_u64m4_tu(vuint64m4_t maskedoff, vuint64m4_t vs2, size_t vl) {225 return __riscv_vctz_v_u64m4_tu(maskedoff, vs2, vl);226}227 228// CHECK-LABEL: define dso_local <vscale x 8 x i64> @test_vctz_v_u64m8_tu229// CHECK-SAME: (<vscale x 8 x i64> [[MASKEDOFF:%.*]], <vscale x 8 x i64> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {230// CHECK-NEXT: entry:231// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i64> @llvm.riscv.vctz.nxv8i64.i64(<vscale x 8 x i64> [[MASKEDOFF]], <vscale x 8 x i64> [[VS2]], i64 [[VL]])232// CHECK-NEXT: ret <vscale x 8 x i64> [[TMP0]]233//234vuint64m8_t test_vctz_v_u64m8_tu(vuint64m8_t maskedoff, vuint64m8_t vs2, size_t vl) {235 return __riscv_vctz_v_u64m8_tu(maskedoff, vs2, vl);236}237 238// CHECK-LABEL: define dso_local <vscale x 1 x i8> @test_vctz_v_u8mf8_tum239// CHECK-SAME: (<vscale x 1 x i1> [[MASK:%.*]], <vscale x 1 x i8> [[MASKEDOFF:%.*]], <vscale x 1 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {240// CHECK-NEXT: entry:241// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i8> @llvm.riscv.vctz.mask.nxv1i8.i64(<vscale x 1 x i8> [[MASKEDOFF]], <vscale x 1 x i8> [[VS2]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 2)242// CHECK-NEXT: ret <vscale x 1 x i8> [[TMP0]]243//244vuint8mf8_t test_vctz_v_u8mf8_tum(vbool64_t mask, vuint8mf8_t maskedoff, vuint8mf8_t vs2, size_t vl) {245 return __riscv_vctz_v_u8mf8_tum(mask, maskedoff, vs2, vl);246}247 248// CHECK-LABEL: define dso_local <vscale x 2 x i8> @test_vctz_v_u8mf4_tum249// CHECK-SAME: (<vscale x 2 x i1> [[MASK:%.*]], <vscale x 2 x i8> [[MASKEDOFF:%.*]], <vscale x 2 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {250// CHECK-NEXT: entry:251// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i8> @llvm.riscv.vctz.mask.nxv2i8.i64(<vscale x 2 x i8> [[MASKEDOFF]], <vscale x 2 x i8> [[VS2]], <vscale x 2 x i1> [[MASK]], i64 [[VL]], i64 2)252// CHECK-NEXT: ret <vscale x 2 x i8> [[TMP0]]253//254vuint8mf4_t test_vctz_v_u8mf4_tum(vbool32_t mask, vuint8mf4_t maskedoff, vuint8mf4_t vs2, size_t vl) {255 return __riscv_vctz_v_u8mf4_tum(mask, maskedoff, vs2, vl);256}257 258// CHECK-LABEL: define dso_local <vscale x 4 x i8> @test_vctz_v_u8mf2_tum259// CHECK-SAME: (<vscale x 4 x i1> [[MASK:%.*]], <vscale x 4 x i8> [[MASKEDOFF:%.*]], <vscale x 4 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {260// CHECK-NEXT: entry:261// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i8> @llvm.riscv.vctz.mask.nxv4i8.i64(<vscale x 4 x i8> [[MASKEDOFF]], <vscale x 4 x i8> [[VS2]], <vscale x 4 x i1> [[MASK]], i64 [[VL]], i64 2)262// CHECK-NEXT: ret <vscale x 4 x i8> [[TMP0]]263//264vuint8mf2_t test_vctz_v_u8mf2_tum(vbool16_t mask, vuint8mf2_t maskedoff, vuint8mf2_t vs2, size_t vl) {265 return __riscv_vctz_v_u8mf2_tum(mask, maskedoff, vs2, vl);266}267 268// CHECK-LABEL: define dso_local <vscale x 8 x i8> @test_vctz_v_u8m1_tum269// CHECK-SAME: (<vscale x 8 x i1> [[MASK:%.*]], <vscale x 8 x i8> [[MASKEDOFF:%.*]], <vscale x 8 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {270// CHECK-NEXT: entry:271// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i8> @llvm.riscv.vctz.mask.nxv8i8.i64(<vscale x 8 x i8> [[MASKEDOFF]], <vscale x 8 x i8> [[VS2]], <vscale x 8 x i1> [[MASK]], i64 [[VL]], i64 2)272// CHECK-NEXT: ret <vscale x 8 x i8> [[TMP0]]273//274vuint8m1_t test_vctz_v_u8m1_tum(vbool8_t mask, vuint8m1_t maskedoff, vuint8m1_t vs2, size_t vl) {275 return __riscv_vctz_v_u8m1_tum(mask, maskedoff, vs2, vl);276}277 278// CHECK-LABEL: define dso_local <vscale x 16 x i8> @test_vctz_v_u8m2_tum279// CHECK-SAME: (<vscale x 16 x i1> [[MASK:%.*]], <vscale x 16 x i8> [[MASKEDOFF:%.*]], <vscale x 16 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {280// CHECK-NEXT: entry:281// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 16 x i8> @llvm.riscv.vctz.mask.nxv16i8.i64(<vscale x 16 x i8> [[MASKEDOFF]], <vscale x 16 x i8> [[VS2]], <vscale x 16 x i1> [[MASK]], i64 [[VL]], i64 2)282// CHECK-NEXT: ret <vscale x 16 x i8> [[TMP0]]283//284vuint8m2_t test_vctz_v_u8m2_tum(vbool4_t mask, vuint8m2_t maskedoff, vuint8m2_t vs2, size_t vl) {285 return __riscv_vctz_v_u8m2_tum(mask, maskedoff, vs2, vl);286}287 288// CHECK-LABEL: define dso_local <vscale x 32 x i8> @test_vctz_v_u8m4_tum289// CHECK-SAME: (<vscale x 32 x i1> [[MASK:%.*]], <vscale x 32 x i8> [[MASKEDOFF:%.*]], <vscale x 32 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {290// CHECK-NEXT: entry:291// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 32 x i8> @llvm.riscv.vctz.mask.nxv32i8.i64(<vscale x 32 x i8> [[MASKEDOFF]], <vscale x 32 x i8> [[VS2]], <vscale x 32 x i1> [[MASK]], i64 [[VL]], i64 2)292// CHECK-NEXT: ret <vscale x 32 x i8> [[TMP0]]293//294vuint8m4_t test_vctz_v_u8m4_tum(vbool2_t mask, vuint8m4_t maskedoff, vuint8m4_t vs2, size_t vl) {295 return __riscv_vctz_v_u8m4_tum(mask, maskedoff, vs2, vl);296}297 298// CHECK-LABEL: define dso_local <vscale x 64 x i8> @test_vctz_v_u8m8_tum299// CHECK-SAME: (<vscale x 64 x i1> [[MASK:%.*]], <vscale x 64 x i8> [[MASKEDOFF:%.*]], <vscale x 64 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {300// CHECK-NEXT: entry:301// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 64 x i8> @llvm.riscv.vctz.mask.nxv64i8.i64(<vscale x 64 x i8> [[MASKEDOFF]], <vscale x 64 x i8> [[VS2]], <vscale x 64 x i1> [[MASK]], i64 [[VL]], i64 2)302// CHECK-NEXT: ret <vscale x 64 x i8> [[TMP0]]303//304vuint8m8_t test_vctz_v_u8m8_tum(vbool1_t mask, vuint8m8_t maskedoff, vuint8m8_t vs2, size_t vl) {305 return __riscv_vctz_v_u8m8_tum(mask, maskedoff, vs2, vl);306}307 308// CHECK-LABEL: define dso_local <vscale x 1 x i16> @test_vctz_v_u16mf4_tum309// CHECK-SAME: (<vscale x 1 x i1> [[MASK:%.*]], <vscale x 1 x i16> [[MASKEDOFF:%.*]], <vscale x 1 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {310// CHECK-NEXT: entry:311// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i16> @llvm.riscv.vctz.mask.nxv1i16.i64(<vscale x 1 x i16> [[MASKEDOFF]], <vscale x 1 x i16> [[VS2]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 2)312// CHECK-NEXT: ret <vscale x 1 x i16> [[TMP0]]313//314vuint16mf4_t test_vctz_v_u16mf4_tum(vbool64_t mask, vuint16mf4_t maskedoff, vuint16mf4_t vs2, size_t vl) {315 return __riscv_vctz_v_u16mf4_tum(mask, maskedoff, vs2, vl);316}317 318// CHECK-LABEL: define dso_local <vscale x 2 x i16> @test_vctz_v_u16mf2_tum319// CHECK-SAME: (<vscale x 2 x i1> [[MASK:%.*]], <vscale x 2 x i16> [[MASKEDOFF:%.*]], <vscale x 2 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {320// CHECK-NEXT: entry:321// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i16> @llvm.riscv.vctz.mask.nxv2i16.i64(<vscale x 2 x i16> [[MASKEDOFF]], <vscale x 2 x i16> [[VS2]], <vscale x 2 x i1> [[MASK]], i64 [[VL]], i64 2)322// CHECK-NEXT: ret <vscale x 2 x i16> [[TMP0]]323//324vuint16mf2_t test_vctz_v_u16mf2_tum(vbool32_t mask, vuint16mf2_t maskedoff, vuint16mf2_t vs2, size_t vl) {325 return __riscv_vctz_v_u16mf2_tum(mask, maskedoff, vs2, vl);326}327 328// CHECK-LABEL: define dso_local <vscale x 4 x i16> @test_vctz_v_u16m1_tum329// CHECK-SAME: (<vscale x 4 x i1> [[MASK:%.*]], <vscale x 4 x i16> [[MASKEDOFF:%.*]], <vscale x 4 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {330// CHECK-NEXT: entry:331// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i16> @llvm.riscv.vctz.mask.nxv4i16.i64(<vscale x 4 x i16> [[MASKEDOFF]], <vscale x 4 x i16> [[VS2]], <vscale x 4 x i1> [[MASK]], i64 [[VL]], i64 2)332// CHECK-NEXT: ret <vscale x 4 x i16> [[TMP0]]333//334vuint16m1_t test_vctz_v_u16m1_tum(vbool16_t mask, vuint16m1_t maskedoff, vuint16m1_t vs2, size_t vl) {335 return __riscv_vctz_v_u16m1_tum(mask, maskedoff, vs2, vl);336}337 338// CHECK-LABEL: define dso_local <vscale x 8 x i16> @test_vctz_v_u16m2_tum339// CHECK-SAME: (<vscale x 8 x i1> [[MASK:%.*]], <vscale x 8 x i16> [[MASKEDOFF:%.*]], <vscale x 8 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {340// CHECK-NEXT: entry:341// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i16> @llvm.riscv.vctz.mask.nxv8i16.i64(<vscale x 8 x i16> [[MASKEDOFF]], <vscale x 8 x i16> [[VS2]], <vscale x 8 x i1> [[MASK]], i64 [[VL]], i64 2)342// CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]343//344vuint16m2_t test_vctz_v_u16m2_tum(vbool8_t mask, vuint16m2_t maskedoff, vuint16m2_t vs2, size_t vl) {345 return __riscv_vctz_v_u16m2_tum(mask, maskedoff, vs2, vl);346}347 348// CHECK-LABEL: define dso_local <vscale x 16 x i16> @test_vctz_v_u16m4_tum349// CHECK-SAME: (<vscale x 16 x i1> [[MASK:%.*]], <vscale x 16 x i16> [[MASKEDOFF:%.*]], <vscale x 16 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {350// CHECK-NEXT: entry:351// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 16 x i16> @llvm.riscv.vctz.mask.nxv16i16.i64(<vscale x 16 x i16> [[MASKEDOFF]], <vscale x 16 x i16> [[VS2]], <vscale x 16 x i1> [[MASK]], i64 [[VL]], i64 2)352// CHECK-NEXT: ret <vscale x 16 x i16> [[TMP0]]353//354vuint16m4_t test_vctz_v_u16m4_tum(vbool4_t mask, vuint16m4_t maskedoff, vuint16m4_t vs2, size_t vl) {355 return __riscv_vctz_v_u16m4_tum(mask, maskedoff, vs2, vl);356}357 358// CHECK-LABEL: define dso_local <vscale x 32 x i16> @test_vctz_v_u16m8_tum359// CHECK-SAME: (<vscale x 32 x i1> [[MASK:%.*]], <vscale x 32 x i16> [[MASKEDOFF:%.*]], <vscale x 32 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {360// CHECK-NEXT: entry:361// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 32 x i16> @llvm.riscv.vctz.mask.nxv32i16.i64(<vscale x 32 x i16> [[MASKEDOFF]], <vscale x 32 x i16> [[VS2]], <vscale x 32 x i1> [[MASK]], i64 [[VL]], i64 2)362// CHECK-NEXT: ret <vscale x 32 x i16> [[TMP0]]363//364vuint16m8_t test_vctz_v_u16m8_tum(vbool2_t mask, vuint16m8_t maskedoff, vuint16m8_t vs2, size_t vl) {365 return __riscv_vctz_v_u16m8_tum(mask, maskedoff, vs2, vl);366}367 368// CHECK-LABEL: define dso_local <vscale x 1 x i32> @test_vctz_v_u32mf2_tum369// CHECK-SAME: (<vscale x 1 x i1> [[MASK:%.*]], <vscale x 1 x i32> [[MASKEDOFF:%.*]], <vscale x 1 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {370// CHECK-NEXT: entry:371// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i32> @llvm.riscv.vctz.mask.nxv1i32.i64(<vscale x 1 x i32> [[MASKEDOFF]], <vscale x 1 x i32> [[VS2]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 2)372// CHECK-NEXT: ret <vscale x 1 x i32> [[TMP0]]373//374vuint32mf2_t test_vctz_v_u32mf2_tum(vbool64_t mask, vuint32mf2_t maskedoff, vuint32mf2_t vs2, size_t vl) {375 return __riscv_vctz_v_u32mf2_tum(mask, maskedoff, vs2, vl);376}377 378// CHECK-LABEL: define dso_local <vscale x 2 x i32> @test_vctz_v_u32m1_tum379// CHECK-SAME: (<vscale x 2 x i1> [[MASK:%.*]], <vscale x 2 x i32> [[MASKEDOFF:%.*]], <vscale x 2 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {380// CHECK-NEXT: entry:381// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i32> @llvm.riscv.vctz.mask.nxv2i32.i64(<vscale x 2 x i32> [[MASKEDOFF]], <vscale x 2 x i32> [[VS2]], <vscale x 2 x i1> [[MASK]], i64 [[VL]], i64 2)382// CHECK-NEXT: ret <vscale x 2 x i32> [[TMP0]]383//384vuint32m1_t test_vctz_v_u32m1_tum(vbool32_t mask, vuint32m1_t maskedoff, vuint32m1_t vs2, size_t vl) {385 return __riscv_vctz_v_u32m1_tum(mask, maskedoff, vs2, vl);386}387 388// CHECK-LABEL: define dso_local <vscale x 4 x i32> @test_vctz_v_u32m2_tum389// CHECK-SAME: (<vscale x 4 x i1> [[MASK:%.*]], <vscale x 4 x i32> [[MASKEDOFF:%.*]], <vscale x 4 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {390// CHECK-NEXT: entry:391// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i32> @llvm.riscv.vctz.mask.nxv4i32.i64(<vscale x 4 x i32> [[MASKEDOFF]], <vscale x 4 x i32> [[VS2]], <vscale x 4 x i1> [[MASK]], i64 [[VL]], i64 2)392// CHECK-NEXT: ret <vscale x 4 x i32> [[TMP0]]393//394vuint32m2_t test_vctz_v_u32m2_tum(vbool16_t mask, vuint32m2_t maskedoff, vuint32m2_t vs2, size_t vl) {395 return __riscv_vctz_v_u32m2_tum(mask, maskedoff, vs2, vl);396}397 398// CHECK-LABEL: define dso_local <vscale x 8 x i32> @test_vctz_v_u32m4_tum399// CHECK-SAME: (<vscale x 8 x i1> [[MASK:%.*]], <vscale x 8 x i32> [[MASKEDOFF:%.*]], <vscale x 8 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {400// CHECK-NEXT: entry:401// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i32> @llvm.riscv.vctz.mask.nxv8i32.i64(<vscale x 8 x i32> [[MASKEDOFF]], <vscale x 8 x i32> [[VS2]], <vscale x 8 x i1> [[MASK]], i64 [[VL]], i64 2)402// CHECK-NEXT: ret <vscale x 8 x i32> [[TMP0]]403//404vuint32m4_t test_vctz_v_u32m4_tum(vbool8_t mask, vuint32m4_t maskedoff, vuint32m4_t vs2, size_t vl) {405 return __riscv_vctz_v_u32m4_tum(mask, maskedoff, vs2, vl);406}407 408// CHECK-LABEL: define dso_local <vscale x 16 x i32> @test_vctz_v_u32m8_tum409// CHECK-SAME: (<vscale x 16 x i1> [[MASK:%.*]], <vscale x 16 x i32> [[MASKEDOFF:%.*]], <vscale x 16 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {410// CHECK-NEXT: entry:411// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 16 x i32> @llvm.riscv.vctz.mask.nxv16i32.i64(<vscale x 16 x i32> [[MASKEDOFF]], <vscale x 16 x i32> [[VS2]], <vscale x 16 x i1> [[MASK]], i64 [[VL]], i64 2)412// CHECK-NEXT: ret <vscale x 16 x i32> [[TMP0]]413//414vuint32m8_t test_vctz_v_u32m8_tum(vbool4_t mask, vuint32m8_t maskedoff, vuint32m8_t vs2, size_t vl) {415 return __riscv_vctz_v_u32m8_tum(mask, maskedoff, vs2, vl);416}417 418// CHECK-LABEL: define dso_local <vscale x 1 x i64> @test_vctz_v_u64m1_tum419// CHECK-SAME: (<vscale x 1 x i1> [[MASK:%.*]], <vscale x 1 x i64> [[MASKEDOFF:%.*]], <vscale x 1 x i64> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {420// CHECK-NEXT: entry:421// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i64> @llvm.riscv.vctz.mask.nxv1i64.i64(<vscale x 1 x i64> [[MASKEDOFF]], <vscale x 1 x i64> [[VS2]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 2)422// CHECK-NEXT: ret <vscale x 1 x i64> [[TMP0]]423//424vuint64m1_t test_vctz_v_u64m1_tum(vbool64_t mask, vuint64m1_t maskedoff, vuint64m1_t vs2, size_t vl) {425 return __riscv_vctz_v_u64m1_tum(mask, maskedoff, vs2, vl);426}427 428// CHECK-LABEL: define dso_local <vscale x 2 x i64> @test_vctz_v_u64m2_tum429// CHECK-SAME: (<vscale x 2 x i1> [[MASK:%.*]], <vscale x 2 x i64> [[MASKEDOFF:%.*]], <vscale x 2 x i64> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {430// CHECK-NEXT: entry:431// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i64> @llvm.riscv.vctz.mask.nxv2i64.i64(<vscale x 2 x i64> [[MASKEDOFF]], <vscale x 2 x i64> [[VS2]], <vscale x 2 x i1> [[MASK]], i64 [[VL]], i64 2)432// CHECK-NEXT: ret <vscale x 2 x i64> [[TMP0]]433//434vuint64m2_t test_vctz_v_u64m2_tum(vbool32_t mask, vuint64m2_t maskedoff, vuint64m2_t vs2, size_t vl) {435 return __riscv_vctz_v_u64m2_tum(mask, maskedoff, vs2, vl);436}437 438// CHECK-LABEL: define dso_local <vscale x 4 x i64> @test_vctz_v_u64m4_tum439// CHECK-SAME: (<vscale x 4 x i1> [[MASK:%.*]], <vscale x 4 x i64> [[MASKEDOFF:%.*]], <vscale x 4 x i64> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {440// CHECK-NEXT: entry:441// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i64> @llvm.riscv.vctz.mask.nxv4i64.i64(<vscale x 4 x i64> [[MASKEDOFF]], <vscale x 4 x i64> [[VS2]], <vscale x 4 x i1> [[MASK]], i64 [[VL]], i64 2)442// CHECK-NEXT: ret <vscale x 4 x i64> [[TMP0]]443//444vuint64m4_t test_vctz_v_u64m4_tum(vbool16_t mask, vuint64m4_t maskedoff, vuint64m4_t vs2, size_t vl) {445 return __riscv_vctz_v_u64m4_tum(mask, maskedoff, vs2, vl);446}447 448// CHECK-LABEL: define dso_local <vscale x 8 x i64> @test_vctz_v_u64m8_tum449// CHECK-SAME: (<vscale x 8 x i1> [[MASK:%.*]], <vscale x 8 x i64> [[MASKEDOFF:%.*]], <vscale x 8 x i64> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {450// CHECK-NEXT: entry:451// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i64> @llvm.riscv.vctz.mask.nxv8i64.i64(<vscale x 8 x i64> [[MASKEDOFF]], <vscale x 8 x i64> [[VS2]], <vscale x 8 x i1> [[MASK]], i64 [[VL]], i64 2)452// CHECK-NEXT: ret <vscale x 8 x i64> [[TMP0]]453//454vuint64m8_t test_vctz_v_u64m8_tum(vbool8_t mask, vuint64m8_t maskedoff, vuint64m8_t vs2, size_t vl) {455 return __riscv_vctz_v_u64m8_tum(mask, maskedoff, vs2, vl);456}457 458// CHECK-LABEL: define dso_local <vscale x 1 x i8> @test_vctz_v_u8mf8_tumu459// CHECK-SAME: (<vscale x 1 x i1> [[MASK:%.*]], <vscale x 1 x i8> [[MASKEDOFF:%.*]], <vscale x 1 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {460// CHECK-NEXT: entry:461// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i8> @llvm.riscv.vctz.mask.nxv1i8.i64(<vscale x 1 x i8> [[MASKEDOFF]], <vscale x 1 x i8> [[VS2]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 0)462// CHECK-NEXT: ret <vscale x 1 x i8> [[TMP0]]463//464vuint8mf8_t test_vctz_v_u8mf8_tumu(vbool64_t mask, vuint8mf8_t maskedoff, vuint8mf8_t vs2, size_t vl) {465 return __riscv_vctz_v_u8mf8_tumu(mask, maskedoff, vs2, vl);466}467 468// CHECK-LABEL: define dso_local <vscale x 2 x i8> @test_vctz_v_u8mf4_tumu469// CHECK-SAME: (<vscale x 2 x i1> [[MASK:%.*]], <vscale x 2 x i8> [[MASKEDOFF:%.*]], <vscale x 2 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {470// CHECK-NEXT: entry:471// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i8> @llvm.riscv.vctz.mask.nxv2i8.i64(<vscale x 2 x i8> [[MASKEDOFF]], <vscale x 2 x i8> [[VS2]], <vscale x 2 x i1> [[MASK]], i64 [[VL]], i64 0)472// CHECK-NEXT: ret <vscale x 2 x i8> [[TMP0]]473//474vuint8mf4_t test_vctz_v_u8mf4_tumu(vbool32_t mask, vuint8mf4_t maskedoff, vuint8mf4_t vs2, size_t vl) {475 return __riscv_vctz_v_u8mf4_tumu(mask, maskedoff, vs2, vl);476}477 478// CHECK-LABEL: define dso_local <vscale x 4 x i8> @test_vctz_v_u8mf2_tumu479// CHECK-SAME: (<vscale x 4 x i1> [[MASK:%.*]], <vscale x 4 x i8> [[MASKEDOFF:%.*]], <vscale x 4 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {480// CHECK-NEXT: entry:481// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i8> @llvm.riscv.vctz.mask.nxv4i8.i64(<vscale x 4 x i8> [[MASKEDOFF]], <vscale x 4 x i8> [[VS2]], <vscale x 4 x i1> [[MASK]], i64 [[VL]], i64 0)482// CHECK-NEXT: ret <vscale x 4 x i8> [[TMP0]]483//484vuint8mf2_t test_vctz_v_u8mf2_tumu(vbool16_t mask, vuint8mf2_t maskedoff, vuint8mf2_t vs2, size_t vl) {485 return __riscv_vctz_v_u8mf2_tumu(mask, maskedoff, vs2, vl);486}487 488// CHECK-LABEL: define dso_local <vscale x 8 x i8> @test_vctz_v_u8m1_tumu489// CHECK-SAME: (<vscale x 8 x i1> [[MASK:%.*]], <vscale x 8 x i8> [[MASKEDOFF:%.*]], <vscale x 8 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {490// CHECK-NEXT: entry:491// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i8> @llvm.riscv.vctz.mask.nxv8i8.i64(<vscale x 8 x i8> [[MASKEDOFF]], <vscale x 8 x i8> [[VS2]], <vscale x 8 x i1> [[MASK]], i64 [[VL]], i64 0)492// CHECK-NEXT: ret <vscale x 8 x i8> [[TMP0]]493//494vuint8m1_t test_vctz_v_u8m1_tumu(vbool8_t mask, vuint8m1_t maskedoff, vuint8m1_t vs2, size_t vl) {495 return __riscv_vctz_v_u8m1_tumu(mask, maskedoff, vs2, vl);496}497 498// CHECK-LABEL: define dso_local <vscale x 16 x i8> @test_vctz_v_u8m2_tumu499// CHECK-SAME: (<vscale x 16 x i1> [[MASK:%.*]], <vscale x 16 x i8> [[MASKEDOFF:%.*]], <vscale x 16 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {500// CHECK-NEXT: entry:501// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 16 x i8> @llvm.riscv.vctz.mask.nxv16i8.i64(<vscale x 16 x i8> [[MASKEDOFF]], <vscale x 16 x i8> [[VS2]], <vscale x 16 x i1> [[MASK]], i64 [[VL]], i64 0)502// CHECK-NEXT: ret <vscale x 16 x i8> [[TMP0]]503//504vuint8m2_t test_vctz_v_u8m2_tumu(vbool4_t mask, vuint8m2_t maskedoff, vuint8m2_t vs2, size_t vl) {505 return __riscv_vctz_v_u8m2_tumu(mask, maskedoff, vs2, vl);506}507 508// CHECK-LABEL: define dso_local <vscale x 32 x i8> @test_vctz_v_u8m4_tumu509// CHECK-SAME: (<vscale x 32 x i1> [[MASK:%.*]], <vscale x 32 x i8> [[MASKEDOFF:%.*]], <vscale x 32 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {510// CHECK-NEXT: entry:511// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 32 x i8> @llvm.riscv.vctz.mask.nxv32i8.i64(<vscale x 32 x i8> [[MASKEDOFF]], <vscale x 32 x i8> [[VS2]], <vscale x 32 x i1> [[MASK]], i64 [[VL]], i64 0)512// CHECK-NEXT: ret <vscale x 32 x i8> [[TMP0]]513//514vuint8m4_t test_vctz_v_u8m4_tumu(vbool2_t mask, vuint8m4_t maskedoff, vuint8m4_t vs2, size_t vl) {515 return __riscv_vctz_v_u8m4_tumu(mask, maskedoff, vs2, vl);516}517 518// CHECK-LABEL: define dso_local <vscale x 64 x i8> @test_vctz_v_u8m8_tumu519// CHECK-SAME: (<vscale x 64 x i1> [[MASK:%.*]], <vscale x 64 x i8> [[MASKEDOFF:%.*]], <vscale x 64 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {520// CHECK-NEXT: entry:521// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 64 x i8> @llvm.riscv.vctz.mask.nxv64i8.i64(<vscale x 64 x i8> [[MASKEDOFF]], <vscale x 64 x i8> [[VS2]], <vscale x 64 x i1> [[MASK]], i64 [[VL]], i64 0)522// CHECK-NEXT: ret <vscale x 64 x i8> [[TMP0]]523//524vuint8m8_t test_vctz_v_u8m8_tumu(vbool1_t mask, vuint8m8_t maskedoff, vuint8m8_t vs2, size_t vl) {525 return __riscv_vctz_v_u8m8_tumu(mask, maskedoff, vs2, vl);526}527 528// CHECK-LABEL: define dso_local <vscale x 1 x i16> @test_vctz_v_u16mf4_tumu529// CHECK-SAME: (<vscale x 1 x i1> [[MASK:%.*]], <vscale x 1 x i16> [[MASKEDOFF:%.*]], <vscale x 1 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {530// CHECK-NEXT: entry:531// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i16> @llvm.riscv.vctz.mask.nxv1i16.i64(<vscale x 1 x i16> [[MASKEDOFF]], <vscale x 1 x i16> [[VS2]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 0)532// CHECK-NEXT: ret <vscale x 1 x i16> [[TMP0]]533//534vuint16mf4_t test_vctz_v_u16mf4_tumu(vbool64_t mask, vuint16mf4_t maskedoff, vuint16mf4_t vs2, size_t vl) {535 return __riscv_vctz_v_u16mf4_tumu(mask, maskedoff, vs2, vl);536}537 538// CHECK-LABEL: define dso_local <vscale x 2 x i16> @test_vctz_v_u16mf2_tumu539// CHECK-SAME: (<vscale x 2 x i1> [[MASK:%.*]], <vscale x 2 x i16> [[MASKEDOFF:%.*]], <vscale x 2 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {540// CHECK-NEXT: entry:541// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i16> @llvm.riscv.vctz.mask.nxv2i16.i64(<vscale x 2 x i16> [[MASKEDOFF]], <vscale x 2 x i16> [[VS2]], <vscale x 2 x i1> [[MASK]], i64 [[VL]], i64 0)542// CHECK-NEXT: ret <vscale x 2 x i16> [[TMP0]]543//544vuint16mf2_t test_vctz_v_u16mf2_tumu(vbool32_t mask, vuint16mf2_t maskedoff, vuint16mf2_t vs2, size_t vl) {545 return __riscv_vctz_v_u16mf2_tumu(mask, maskedoff, vs2, vl);546}547 548// CHECK-LABEL: define dso_local <vscale x 4 x i16> @test_vctz_v_u16m1_tumu549// CHECK-SAME: (<vscale x 4 x i1> [[MASK:%.*]], <vscale x 4 x i16> [[MASKEDOFF:%.*]], <vscale x 4 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {550// CHECK-NEXT: entry:551// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i16> @llvm.riscv.vctz.mask.nxv4i16.i64(<vscale x 4 x i16> [[MASKEDOFF]], <vscale x 4 x i16> [[VS2]], <vscale x 4 x i1> [[MASK]], i64 [[VL]], i64 0)552// CHECK-NEXT: ret <vscale x 4 x i16> [[TMP0]]553//554vuint16m1_t test_vctz_v_u16m1_tumu(vbool16_t mask, vuint16m1_t maskedoff, vuint16m1_t vs2, size_t vl) {555 return __riscv_vctz_v_u16m1_tumu(mask, maskedoff, vs2, vl);556}557 558// CHECK-LABEL: define dso_local <vscale x 8 x i16> @test_vctz_v_u16m2_tumu559// CHECK-SAME: (<vscale x 8 x i1> [[MASK:%.*]], <vscale x 8 x i16> [[MASKEDOFF:%.*]], <vscale x 8 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {560// CHECK-NEXT: entry:561// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i16> @llvm.riscv.vctz.mask.nxv8i16.i64(<vscale x 8 x i16> [[MASKEDOFF]], <vscale x 8 x i16> [[VS2]], <vscale x 8 x i1> [[MASK]], i64 [[VL]], i64 0)562// CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]563//564vuint16m2_t test_vctz_v_u16m2_tumu(vbool8_t mask, vuint16m2_t maskedoff, vuint16m2_t vs2, size_t vl) {565 return __riscv_vctz_v_u16m2_tumu(mask, maskedoff, vs2, vl);566}567 568// CHECK-LABEL: define dso_local <vscale x 16 x i16> @test_vctz_v_u16m4_tumu569// CHECK-SAME: (<vscale x 16 x i1> [[MASK:%.*]], <vscale x 16 x i16> [[MASKEDOFF:%.*]], <vscale x 16 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {570// CHECK-NEXT: entry:571// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 16 x i16> @llvm.riscv.vctz.mask.nxv16i16.i64(<vscale x 16 x i16> [[MASKEDOFF]], <vscale x 16 x i16> [[VS2]], <vscale x 16 x i1> [[MASK]], i64 [[VL]], i64 0)572// CHECK-NEXT: ret <vscale x 16 x i16> [[TMP0]]573//574vuint16m4_t test_vctz_v_u16m4_tumu(vbool4_t mask, vuint16m4_t maskedoff, vuint16m4_t vs2, size_t vl) {575 return __riscv_vctz_v_u16m4_tumu(mask, maskedoff, vs2, vl);576}577 578// CHECK-LABEL: define dso_local <vscale x 32 x i16> @test_vctz_v_u16m8_tumu579// CHECK-SAME: (<vscale x 32 x i1> [[MASK:%.*]], <vscale x 32 x i16> [[MASKEDOFF:%.*]], <vscale x 32 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {580// CHECK-NEXT: entry:581// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 32 x i16> @llvm.riscv.vctz.mask.nxv32i16.i64(<vscale x 32 x i16> [[MASKEDOFF]], <vscale x 32 x i16> [[VS2]], <vscale x 32 x i1> [[MASK]], i64 [[VL]], i64 0)582// CHECK-NEXT: ret <vscale x 32 x i16> [[TMP0]]583//584vuint16m8_t test_vctz_v_u16m8_tumu(vbool2_t mask, vuint16m8_t maskedoff, vuint16m8_t vs2, size_t vl) {585 return __riscv_vctz_v_u16m8_tumu(mask, maskedoff, vs2, vl);586}587 588// CHECK-LABEL: define dso_local <vscale x 1 x i32> @test_vctz_v_u32mf2_tumu589// CHECK-SAME: (<vscale x 1 x i1> [[MASK:%.*]], <vscale x 1 x i32> [[MASKEDOFF:%.*]], <vscale x 1 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {590// CHECK-NEXT: entry:591// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i32> @llvm.riscv.vctz.mask.nxv1i32.i64(<vscale x 1 x i32> [[MASKEDOFF]], <vscale x 1 x i32> [[VS2]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 0)592// CHECK-NEXT: ret <vscale x 1 x i32> [[TMP0]]593//594vuint32mf2_t test_vctz_v_u32mf2_tumu(vbool64_t mask, vuint32mf2_t maskedoff, vuint32mf2_t vs2, size_t vl) {595 return __riscv_vctz_v_u32mf2_tumu(mask, maskedoff, vs2, vl);596}597 598// CHECK-LABEL: define dso_local <vscale x 2 x i32> @test_vctz_v_u32m1_tumu599// CHECK-SAME: (<vscale x 2 x i1> [[MASK:%.*]], <vscale x 2 x i32> [[MASKEDOFF:%.*]], <vscale x 2 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {600// CHECK-NEXT: entry:601// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i32> @llvm.riscv.vctz.mask.nxv2i32.i64(<vscale x 2 x i32> [[MASKEDOFF]], <vscale x 2 x i32> [[VS2]], <vscale x 2 x i1> [[MASK]], i64 [[VL]], i64 0)602// CHECK-NEXT: ret <vscale x 2 x i32> [[TMP0]]603//604vuint32m1_t test_vctz_v_u32m1_tumu(vbool32_t mask, vuint32m1_t maskedoff, vuint32m1_t vs2, size_t vl) {605 return __riscv_vctz_v_u32m1_tumu(mask, maskedoff, vs2, vl);606}607 608// CHECK-LABEL: define dso_local <vscale x 4 x i32> @test_vctz_v_u32m2_tumu609// CHECK-SAME: (<vscale x 4 x i1> [[MASK:%.*]], <vscale x 4 x i32> [[MASKEDOFF:%.*]], <vscale x 4 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {610// CHECK-NEXT: entry:611// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i32> @llvm.riscv.vctz.mask.nxv4i32.i64(<vscale x 4 x i32> [[MASKEDOFF]], <vscale x 4 x i32> [[VS2]], <vscale x 4 x i1> [[MASK]], i64 [[VL]], i64 0)612// CHECK-NEXT: ret <vscale x 4 x i32> [[TMP0]]613//614vuint32m2_t test_vctz_v_u32m2_tumu(vbool16_t mask, vuint32m2_t maskedoff, vuint32m2_t vs2, size_t vl) {615 return __riscv_vctz_v_u32m2_tumu(mask, maskedoff, vs2, vl);616}617 618// CHECK-LABEL: define dso_local <vscale x 8 x i32> @test_vctz_v_u32m4_tumu619// CHECK-SAME: (<vscale x 8 x i1> [[MASK:%.*]], <vscale x 8 x i32> [[MASKEDOFF:%.*]], <vscale x 8 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {620// CHECK-NEXT: entry:621// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i32> @llvm.riscv.vctz.mask.nxv8i32.i64(<vscale x 8 x i32> [[MASKEDOFF]], <vscale x 8 x i32> [[VS2]], <vscale x 8 x i1> [[MASK]], i64 [[VL]], i64 0)622// CHECK-NEXT: ret <vscale x 8 x i32> [[TMP0]]623//624vuint32m4_t test_vctz_v_u32m4_tumu(vbool8_t mask, vuint32m4_t maskedoff, vuint32m4_t vs2, size_t vl) {625 return __riscv_vctz_v_u32m4_tumu(mask, maskedoff, vs2, vl);626}627 628// CHECK-LABEL: define dso_local <vscale x 16 x i32> @test_vctz_v_u32m8_tumu629// CHECK-SAME: (<vscale x 16 x i1> [[MASK:%.*]], <vscale x 16 x i32> [[MASKEDOFF:%.*]], <vscale x 16 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {630// CHECK-NEXT: entry:631// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 16 x i32> @llvm.riscv.vctz.mask.nxv16i32.i64(<vscale x 16 x i32> [[MASKEDOFF]], <vscale x 16 x i32> [[VS2]], <vscale x 16 x i1> [[MASK]], i64 [[VL]], i64 0)632// CHECK-NEXT: ret <vscale x 16 x i32> [[TMP0]]633//634vuint32m8_t test_vctz_v_u32m8_tumu(vbool4_t mask, vuint32m8_t maskedoff, vuint32m8_t vs2, size_t vl) {635 return __riscv_vctz_v_u32m8_tumu(mask, maskedoff, vs2, vl);636}637 638// CHECK-LABEL: define dso_local <vscale x 1 x i64> @test_vctz_v_u64m1_tumu639// CHECK-SAME: (<vscale x 1 x i1> [[MASK:%.*]], <vscale x 1 x i64> [[MASKEDOFF:%.*]], <vscale x 1 x i64> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {640// CHECK-NEXT: entry:641// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i64> @llvm.riscv.vctz.mask.nxv1i64.i64(<vscale x 1 x i64> [[MASKEDOFF]], <vscale x 1 x i64> [[VS2]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 0)642// CHECK-NEXT: ret <vscale x 1 x i64> [[TMP0]]643//644vuint64m1_t test_vctz_v_u64m1_tumu(vbool64_t mask, vuint64m1_t maskedoff, vuint64m1_t vs2, size_t vl) {645 return __riscv_vctz_v_u64m1_tumu(mask, maskedoff, vs2, vl);646}647 648// CHECK-LABEL: define dso_local <vscale x 2 x i64> @test_vctz_v_u64m2_tumu649// CHECK-SAME: (<vscale x 2 x i1> [[MASK:%.*]], <vscale x 2 x i64> [[MASKEDOFF:%.*]], <vscale x 2 x i64> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {650// CHECK-NEXT: entry:651// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i64> @llvm.riscv.vctz.mask.nxv2i64.i64(<vscale x 2 x i64> [[MASKEDOFF]], <vscale x 2 x i64> [[VS2]], <vscale x 2 x i1> [[MASK]], i64 [[VL]], i64 0)652// CHECK-NEXT: ret <vscale x 2 x i64> [[TMP0]]653//654vuint64m2_t test_vctz_v_u64m2_tumu(vbool32_t mask, vuint64m2_t maskedoff, vuint64m2_t vs2, size_t vl) {655 return __riscv_vctz_v_u64m2_tumu(mask, maskedoff, vs2, vl);656}657 658// CHECK-LABEL: define dso_local <vscale x 4 x i64> @test_vctz_v_u64m4_tumu659// CHECK-SAME: (<vscale x 4 x i1> [[MASK:%.*]], <vscale x 4 x i64> [[MASKEDOFF:%.*]], <vscale x 4 x i64> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {660// CHECK-NEXT: entry:661// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i64> @llvm.riscv.vctz.mask.nxv4i64.i64(<vscale x 4 x i64> [[MASKEDOFF]], <vscale x 4 x i64> [[VS2]], <vscale x 4 x i1> [[MASK]], i64 [[VL]], i64 0)662// CHECK-NEXT: ret <vscale x 4 x i64> [[TMP0]]663//664vuint64m4_t test_vctz_v_u64m4_tumu(vbool16_t mask, vuint64m4_t maskedoff, vuint64m4_t vs2, size_t vl) {665 return __riscv_vctz_v_u64m4_tumu(mask, maskedoff, vs2, vl);666}667 668// CHECK-LABEL: define dso_local <vscale x 8 x i64> @test_vctz_v_u64m8_tumu669// CHECK-SAME: (<vscale x 8 x i1> [[MASK:%.*]], <vscale x 8 x i64> [[MASKEDOFF:%.*]], <vscale x 8 x i64> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {670// CHECK-NEXT: entry:671// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i64> @llvm.riscv.vctz.mask.nxv8i64.i64(<vscale x 8 x i64> [[MASKEDOFF]], <vscale x 8 x i64> [[VS2]], <vscale x 8 x i1> [[MASK]], i64 [[VL]], i64 0)672// CHECK-NEXT: ret <vscale x 8 x i64> [[TMP0]]673//674vuint64m8_t test_vctz_v_u64m8_tumu(vbool8_t mask, vuint64m8_t maskedoff, vuint64m8_t vs2, size_t vl) {675 return __riscv_vctz_v_u64m8_tumu(mask, maskedoff, vs2, vl);676}677 678// CHECK-LABEL: define dso_local <vscale x 1 x i8> @test_vctz_v_u8mf8_mu679// CHECK-SAME: (<vscale x 1 x i1> [[MASK:%.*]], <vscale x 1 x i8> [[MASKEDOFF:%.*]], <vscale x 1 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {680// CHECK-NEXT: entry:681// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i8> @llvm.riscv.vctz.mask.nxv1i8.i64(<vscale x 1 x i8> [[MASKEDOFF]], <vscale x 1 x i8> [[VS2]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 1)682// CHECK-NEXT: ret <vscale x 1 x i8> [[TMP0]]683//684vuint8mf8_t test_vctz_v_u8mf8_mu(vbool64_t mask, vuint8mf8_t maskedoff, vuint8mf8_t vs2, size_t vl) {685 return __riscv_vctz_v_u8mf8_mu(mask, maskedoff, vs2, vl);686}687 688// CHECK-LABEL: define dso_local <vscale x 2 x i8> @test_vctz_v_u8mf4_mu689// CHECK-SAME: (<vscale x 2 x i1> [[MASK:%.*]], <vscale x 2 x i8> [[MASKEDOFF:%.*]], <vscale x 2 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {690// CHECK-NEXT: entry:691// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i8> @llvm.riscv.vctz.mask.nxv2i8.i64(<vscale x 2 x i8> [[MASKEDOFF]], <vscale x 2 x i8> [[VS2]], <vscale x 2 x i1> [[MASK]], i64 [[VL]], i64 1)692// CHECK-NEXT: ret <vscale x 2 x i8> [[TMP0]]693//694vuint8mf4_t test_vctz_v_u8mf4_mu(vbool32_t mask, vuint8mf4_t maskedoff, vuint8mf4_t vs2, size_t vl) {695 return __riscv_vctz_v_u8mf4_mu(mask, maskedoff, vs2, vl);696}697 698// CHECK-LABEL: define dso_local <vscale x 4 x i8> @test_vctz_v_u8mf2_mu699// CHECK-SAME: (<vscale x 4 x i1> [[MASK:%.*]], <vscale x 4 x i8> [[MASKEDOFF:%.*]], <vscale x 4 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {700// CHECK-NEXT: entry:701// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i8> @llvm.riscv.vctz.mask.nxv4i8.i64(<vscale x 4 x i8> [[MASKEDOFF]], <vscale x 4 x i8> [[VS2]], <vscale x 4 x i1> [[MASK]], i64 [[VL]], i64 1)702// CHECK-NEXT: ret <vscale x 4 x i8> [[TMP0]]703//704vuint8mf2_t test_vctz_v_u8mf2_mu(vbool16_t mask, vuint8mf2_t maskedoff, vuint8mf2_t vs2, size_t vl) {705 return __riscv_vctz_v_u8mf2_mu(mask, maskedoff, vs2, vl);706}707 708// CHECK-LABEL: define dso_local <vscale x 8 x i8> @test_vctz_v_u8m1_mu709// CHECK-SAME: (<vscale x 8 x i1> [[MASK:%.*]], <vscale x 8 x i8> [[MASKEDOFF:%.*]], <vscale x 8 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {710// CHECK-NEXT: entry:711// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i8> @llvm.riscv.vctz.mask.nxv8i8.i64(<vscale x 8 x i8> [[MASKEDOFF]], <vscale x 8 x i8> [[VS2]], <vscale x 8 x i1> [[MASK]], i64 [[VL]], i64 1)712// CHECK-NEXT: ret <vscale x 8 x i8> [[TMP0]]713//714vuint8m1_t test_vctz_v_u8m1_mu(vbool8_t mask, vuint8m1_t maskedoff, vuint8m1_t vs2, size_t vl) {715 return __riscv_vctz_v_u8m1_mu(mask, maskedoff, vs2, vl);716}717 718// CHECK-LABEL: define dso_local <vscale x 16 x i8> @test_vctz_v_u8m2_mu719// CHECK-SAME: (<vscale x 16 x i1> [[MASK:%.*]], <vscale x 16 x i8> [[MASKEDOFF:%.*]], <vscale x 16 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {720// CHECK-NEXT: entry:721// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 16 x i8> @llvm.riscv.vctz.mask.nxv16i8.i64(<vscale x 16 x i8> [[MASKEDOFF]], <vscale x 16 x i8> [[VS2]], <vscale x 16 x i1> [[MASK]], i64 [[VL]], i64 1)722// CHECK-NEXT: ret <vscale x 16 x i8> [[TMP0]]723//724vuint8m2_t test_vctz_v_u8m2_mu(vbool4_t mask, vuint8m2_t maskedoff, vuint8m2_t vs2, size_t vl) {725 return __riscv_vctz_v_u8m2_mu(mask, maskedoff, vs2, vl);726}727 728// CHECK-LABEL: define dso_local <vscale x 32 x i8> @test_vctz_v_u8m4_mu729// CHECK-SAME: (<vscale x 32 x i1> [[MASK:%.*]], <vscale x 32 x i8> [[MASKEDOFF:%.*]], <vscale x 32 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {730// CHECK-NEXT: entry:731// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 32 x i8> @llvm.riscv.vctz.mask.nxv32i8.i64(<vscale x 32 x i8> [[MASKEDOFF]], <vscale x 32 x i8> [[VS2]], <vscale x 32 x i1> [[MASK]], i64 [[VL]], i64 1)732// CHECK-NEXT: ret <vscale x 32 x i8> [[TMP0]]733//734vuint8m4_t test_vctz_v_u8m4_mu(vbool2_t mask, vuint8m4_t maskedoff, vuint8m4_t vs2, size_t vl) {735 return __riscv_vctz_v_u8m4_mu(mask, maskedoff, vs2, vl);736}737 738// CHECK-LABEL: define dso_local <vscale x 64 x i8> @test_vctz_v_u8m8_mu739// CHECK-SAME: (<vscale x 64 x i1> [[MASK:%.*]], <vscale x 64 x i8> [[MASKEDOFF:%.*]], <vscale x 64 x i8> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {740// CHECK-NEXT: entry:741// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 64 x i8> @llvm.riscv.vctz.mask.nxv64i8.i64(<vscale x 64 x i8> [[MASKEDOFF]], <vscale x 64 x i8> [[VS2]], <vscale x 64 x i1> [[MASK]], i64 [[VL]], i64 1)742// CHECK-NEXT: ret <vscale x 64 x i8> [[TMP0]]743//744vuint8m8_t test_vctz_v_u8m8_mu(vbool1_t mask, vuint8m8_t maskedoff, vuint8m8_t vs2, size_t vl) {745 return __riscv_vctz_v_u8m8_mu(mask, maskedoff, vs2, vl);746}747 748// CHECK-LABEL: define dso_local <vscale x 1 x i16> @test_vctz_v_u16mf4_mu749// CHECK-SAME: (<vscale x 1 x i1> [[MASK:%.*]], <vscale x 1 x i16> [[MASKEDOFF:%.*]], <vscale x 1 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {750// CHECK-NEXT: entry:751// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i16> @llvm.riscv.vctz.mask.nxv1i16.i64(<vscale x 1 x i16> [[MASKEDOFF]], <vscale x 1 x i16> [[VS2]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 1)752// CHECK-NEXT: ret <vscale x 1 x i16> [[TMP0]]753//754vuint16mf4_t test_vctz_v_u16mf4_mu(vbool64_t mask, vuint16mf4_t maskedoff, vuint16mf4_t vs2, size_t vl) {755 return __riscv_vctz_v_u16mf4_mu(mask, maskedoff, vs2, vl);756}757 758// CHECK-LABEL: define dso_local <vscale x 2 x i16> @test_vctz_v_u16mf2_mu759// CHECK-SAME: (<vscale x 2 x i1> [[MASK:%.*]], <vscale x 2 x i16> [[MASKEDOFF:%.*]], <vscale x 2 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {760// CHECK-NEXT: entry:761// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i16> @llvm.riscv.vctz.mask.nxv2i16.i64(<vscale x 2 x i16> [[MASKEDOFF]], <vscale x 2 x i16> [[VS2]], <vscale x 2 x i1> [[MASK]], i64 [[VL]], i64 1)762// CHECK-NEXT: ret <vscale x 2 x i16> [[TMP0]]763//764vuint16mf2_t test_vctz_v_u16mf2_mu(vbool32_t mask, vuint16mf2_t maskedoff, vuint16mf2_t vs2, size_t vl) {765 return __riscv_vctz_v_u16mf2_mu(mask, maskedoff, vs2, vl);766}767 768// CHECK-LABEL: define dso_local <vscale x 4 x i16> @test_vctz_v_u16m1_mu769// CHECK-SAME: (<vscale x 4 x i1> [[MASK:%.*]], <vscale x 4 x i16> [[MASKEDOFF:%.*]], <vscale x 4 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {770// CHECK-NEXT: entry:771// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i16> @llvm.riscv.vctz.mask.nxv4i16.i64(<vscale x 4 x i16> [[MASKEDOFF]], <vscale x 4 x i16> [[VS2]], <vscale x 4 x i1> [[MASK]], i64 [[VL]], i64 1)772// CHECK-NEXT: ret <vscale x 4 x i16> [[TMP0]]773//774vuint16m1_t test_vctz_v_u16m1_mu(vbool16_t mask, vuint16m1_t maskedoff, vuint16m1_t vs2, size_t vl) {775 return __riscv_vctz_v_u16m1_mu(mask, maskedoff, vs2, vl);776}777 778// CHECK-LABEL: define dso_local <vscale x 8 x i16> @test_vctz_v_u16m2_mu779// CHECK-SAME: (<vscale x 8 x i1> [[MASK:%.*]], <vscale x 8 x i16> [[MASKEDOFF:%.*]], <vscale x 8 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {780// CHECK-NEXT: entry:781// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i16> @llvm.riscv.vctz.mask.nxv8i16.i64(<vscale x 8 x i16> [[MASKEDOFF]], <vscale x 8 x i16> [[VS2]], <vscale x 8 x i1> [[MASK]], i64 [[VL]], i64 1)782// CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]783//784vuint16m2_t test_vctz_v_u16m2_mu(vbool8_t mask, vuint16m2_t maskedoff, vuint16m2_t vs2, size_t vl) {785 return __riscv_vctz_v_u16m2_mu(mask, maskedoff, vs2, vl);786}787 788// CHECK-LABEL: define dso_local <vscale x 16 x i16> @test_vctz_v_u16m4_mu789// CHECK-SAME: (<vscale x 16 x i1> [[MASK:%.*]], <vscale x 16 x i16> [[MASKEDOFF:%.*]], <vscale x 16 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {790// CHECK-NEXT: entry:791// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 16 x i16> @llvm.riscv.vctz.mask.nxv16i16.i64(<vscale x 16 x i16> [[MASKEDOFF]], <vscale x 16 x i16> [[VS2]], <vscale x 16 x i1> [[MASK]], i64 [[VL]], i64 1)792// CHECK-NEXT: ret <vscale x 16 x i16> [[TMP0]]793//794vuint16m4_t test_vctz_v_u16m4_mu(vbool4_t mask, vuint16m4_t maskedoff, vuint16m4_t vs2, size_t vl) {795 return __riscv_vctz_v_u16m4_mu(mask, maskedoff, vs2, vl);796}797 798// CHECK-LABEL: define dso_local <vscale x 32 x i16> @test_vctz_v_u16m8_mu799// CHECK-SAME: (<vscale x 32 x i1> [[MASK:%.*]], <vscale x 32 x i16> [[MASKEDOFF:%.*]], <vscale x 32 x i16> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {800// CHECK-NEXT: entry:801// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 32 x i16> @llvm.riscv.vctz.mask.nxv32i16.i64(<vscale x 32 x i16> [[MASKEDOFF]], <vscale x 32 x i16> [[VS2]], <vscale x 32 x i1> [[MASK]], i64 [[VL]], i64 1)802// CHECK-NEXT: ret <vscale x 32 x i16> [[TMP0]]803//804vuint16m8_t test_vctz_v_u16m8_mu(vbool2_t mask, vuint16m8_t maskedoff, vuint16m8_t vs2, size_t vl) {805 return __riscv_vctz_v_u16m8_mu(mask, maskedoff, vs2, vl);806}807 808// CHECK-LABEL: define dso_local <vscale x 1 x i32> @test_vctz_v_u32mf2_mu809// CHECK-SAME: (<vscale x 1 x i1> [[MASK:%.*]], <vscale x 1 x i32> [[MASKEDOFF:%.*]], <vscale x 1 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {810// CHECK-NEXT: entry:811// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i32> @llvm.riscv.vctz.mask.nxv1i32.i64(<vscale x 1 x i32> [[MASKEDOFF]], <vscale x 1 x i32> [[VS2]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 1)812// CHECK-NEXT: ret <vscale x 1 x i32> [[TMP0]]813//814vuint32mf2_t test_vctz_v_u32mf2_mu(vbool64_t mask, vuint32mf2_t maskedoff, vuint32mf2_t vs2, size_t vl) {815 return __riscv_vctz_v_u32mf2_mu(mask, maskedoff, vs2, vl);816}817 818// CHECK-LABEL: define dso_local <vscale x 2 x i32> @test_vctz_v_u32m1_mu819// CHECK-SAME: (<vscale x 2 x i1> [[MASK:%.*]], <vscale x 2 x i32> [[MASKEDOFF:%.*]], <vscale x 2 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {820// CHECK-NEXT: entry:821// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i32> @llvm.riscv.vctz.mask.nxv2i32.i64(<vscale x 2 x i32> [[MASKEDOFF]], <vscale x 2 x i32> [[VS2]], <vscale x 2 x i1> [[MASK]], i64 [[VL]], i64 1)822// CHECK-NEXT: ret <vscale x 2 x i32> [[TMP0]]823//824vuint32m1_t test_vctz_v_u32m1_mu(vbool32_t mask, vuint32m1_t maskedoff, vuint32m1_t vs2, size_t vl) {825 return __riscv_vctz_v_u32m1_mu(mask, maskedoff, vs2, vl);826}827 828// CHECK-LABEL: define dso_local <vscale x 4 x i32> @test_vctz_v_u32m2_mu829// CHECK-SAME: (<vscale x 4 x i1> [[MASK:%.*]], <vscale x 4 x i32> [[MASKEDOFF:%.*]], <vscale x 4 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {830// CHECK-NEXT: entry:831// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i32> @llvm.riscv.vctz.mask.nxv4i32.i64(<vscale x 4 x i32> [[MASKEDOFF]], <vscale x 4 x i32> [[VS2]], <vscale x 4 x i1> [[MASK]], i64 [[VL]], i64 1)832// CHECK-NEXT: ret <vscale x 4 x i32> [[TMP0]]833//834vuint32m2_t test_vctz_v_u32m2_mu(vbool16_t mask, vuint32m2_t maskedoff, vuint32m2_t vs2, size_t vl) {835 return __riscv_vctz_v_u32m2_mu(mask, maskedoff, vs2, vl);836}837 838// CHECK-LABEL: define dso_local <vscale x 8 x i32> @test_vctz_v_u32m4_mu839// CHECK-SAME: (<vscale x 8 x i1> [[MASK:%.*]], <vscale x 8 x i32> [[MASKEDOFF:%.*]], <vscale x 8 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {840// CHECK-NEXT: entry:841// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i32> @llvm.riscv.vctz.mask.nxv8i32.i64(<vscale x 8 x i32> [[MASKEDOFF]], <vscale x 8 x i32> [[VS2]], <vscale x 8 x i1> [[MASK]], i64 [[VL]], i64 1)842// CHECK-NEXT: ret <vscale x 8 x i32> [[TMP0]]843//844vuint32m4_t test_vctz_v_u32m4_mu(vbool8_t mask, vuint32m4_t maskedoff, vuint32m4_t vs2, size_t vl) {845 return __riscv_vctz_v_u32m4_mu(mask, maskedoff, vs2, vl);846}847 848// CHECK-LABEL: define dso_local <vscale x 16 x i32> @test_vctz_v_u32m8_mu849// CHECK-SAME: (<vscale x 16 x i1> [[MASK:%.*]], <vscale x 16 x i32> [[MASKEDOFF:%.*]], <vscale x 16 x i32> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {850// CHECK-NEXT: entry:851// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 16 x i32> @llvm.riscv.vctz.mask.nxv16i32.i64(<vscale x 16 x i32> [[MASKEDOFF]], <vscale x 16 x i32> [[VS2]], <vscale x 16 x i1> [[MASK]], i64 [[VL]], i64 1)852// CHECK-NEXT: ret <vscale x 16 x i32> [[TMP0]]853//854vuint32m8_t test_vctz_v_u32m8_mu(vbool4_t mask, vuint32m8_t maskedoff, vuint32m8_t vs2, size_t vl) {855 return __riscv_vctz_v_u32m8_mu(mask, maskedoff, vs2, vl);856}857 858// CHECK-LABEL: define dso_local <vscale x 1 x i64> @test_vctz_v_u64m1_mu859// CHECK-SAME: (<vscale x 1 x i1> [[MASK:%.*]], <vscale x 1 x i64> [[MASKEDOFF:%.*]], <vscale x 1 x i64> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {860// CHECK-NEXT: entry:861// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i64> @llvm.riscv.vctz.mask.nxv1i64.i64(<vscale x 1 x i64> [[MASKEDOFF]], <vscale x 1 x i64> [[VS2]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 1)862// CHECK-NEXT: ret <vscale x 1 x i64> [[TMP0]]863//864vuint64m1_t test_vctz_v_u64m1_mu(vbool64_t mask, vuint64m1_t maskedoff, vuint64m1_t vs2, size_t vl) {865 return __riscv_vctz_v_u64m1_mu(mask, maskedoff, vs2, vl);866}867 868// CHECK-LABEL: define dso_local <vscale x 2 x i64> @test_vctz_v_u64m2_mu869// CHECK-SAME: (<vscale x 2 x i1> [[MASK:%.*]], <vscale x 2 x i64> [[MASKEDOFF:%.*]], <vscale x 2 x i64> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {870// CHECK-NEXT: entry:871// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i64> @llvm.riscv.vctz.mask.nxv2i64.i64(<vscale x 2 x i64> [[MASKEDOFF]], <vscale x 2 x i64> [[VS2]], <vscale x 2 x i1> [[MASK]], i64 [[VL]], i64 1)872// CHECK-NEXT: ret <vscale x 2 x i64> [[TMP0]]873//874vuint64m2_t test_vctz_v_u64m2_mu(vbool32_t mask, vuint64m2_t maskedoff, vuint64m2_t vs2, size_t vl) {875 return __riscv_vctz_v_u64m2_mu(mask, maskedoff, vs2, vl);876}877 878// CHECK-LABEL: define dso_local <vscale x 4 x i64> @test_vctz_v_u64m4_mu879// CHECK-SAME: (<vscale x 4 x i1> [[MASK:%.*]], <vscale x 4 x i64> [[MASKEDOFF:%.*]], <vscale x 4 x i64> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {880// CHECK-NEXT: entry:881// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i64> @llvm.riscv.vctz.mask.nxv4i64.i64(<vscale x 4 x i64> [[MASKEDOFF]], <vscale x 4 x i64> [[VS2]], <vscale x 4 x i1> [[MASK]], i64 [[VL]], i64 1)882// CHECK-NEXT: ret <vscale x 4 x i64> [[TMP0]]883//884vuint64m4_t test_vctz_v_u64m4_mu(vbool16_t mask, vuint64m4_t maskedoff, vuint64m4_t vs2, size_t vl) {885 return __riscv_vctz_v_u64m4_mu(mask, maskedoff, vs2, vl);886}887 888// CHECK-LABEL: define dso_local <vscale x 8 x i64> @test_vctz_v_u64m8_mu889// CHECK-SAME: (<vscale x 8 x i1> [[MASK:%.*]], <vscale x 8 x i64> [[MASKEDOFF:%.*]], <vscale x 8 x i64> [[VS2:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {890// CHECK-NEXT: entry:891// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i64> @llvm.riscv.vctz.mask.nxv8i64.i64(<vscale x 8 x i64> [[MASKEDOFF]], <vscale x 8 x i64> [[VS2]], <vscale x 8 x i1> [[MASK]], i64 [[VL]], i64 1)892// CHECK-NEXT: ret <vscale x 8 x i64> [[TMP0]]893//894vuint64m8_t test_vctz_v_u64m8_mu(vbool8_t mask, vuint64m8_t maskedoff, vuint64m8_t vs2, size_t vl) {895 return __riscv_vctz_v_u64m8_mu(mask, maskedoff, vs2, vl);896}897 898