46 lines · plain
1// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py UTC_ARGS: --include-generated-funcs --version 42// RUN: %clang_cc1 %s -triple nvptx-unknown-unknown -emit-llvm -O0 -o - | FileCheck %s3 4bool device_function() {5 return __nvvm_reflect("__CUDA_ARCH") >= 700;6}7 8__kernel void kernel_function(__global int *i) {9 *i = device_function();10}11// CHECK-LABEL: define dso_local zeroext i1 @device_function(12// CHECK-SAME: ) #[[ATTR0:[0-9]+]] {13// CHECK-NEXT: entry:14// CHECK-NEXT: [[TMP0:%.*]] = call i32 @llvm.nvvm.reflect(ptr addrspacecast (ptr addrspace(4) @.str to ptr))15// CHECK-NEXT: [[CMP:%.*]] = icmp uge i32 [[TMP0]], 70016// CHECK-NEXT: ret i1 [[CMP]]17//18//19// CHECK-LABEL: define dso_local ptx_kernel void @kernel_function(20// CHECK-SAME: ptr addrspace(1) noundef align 4 [[I:%.*]]) #[[ATTR2:[0-9]+]] !kernel_arg_addr_space [[META3:![0-9]+]] !kernel_arg_access_qual [[META4:![0-9]+]] !kernel_arg_type [[META5:![0-9]+]] !kernel_arg_base_type [[META5]] !kernel_arg_type_qual [[META6:![0-9]+]] {21// CHECK-NEXT: entry:22// CHECK-NEXT: [[I_ADDR:%.*]] = alloca ptr addrspace(1), align 423// CHECK-NEXT: store ptr addrspace(1) [[I]], ptr [[I_ADDR]], align 424// CHECK-NEXT: [[TMP0:%.*]] = load ptr addrspace(1), ptr [[I_ADDR]], align 425// CHECK-NEXT: call void @__clang_ocl_kern_imp_kernel_function(ptr addrspace(1) noundef align 4 [[TMP0]]) #[[ATTR3:[0-9]+]]26// CHECK-NEXT: ret void27//28//29// CHECK-LABEL: define dso_local ptx_kernel void @__clang_ocl_kern_imp_kernel_function(30// CHECK-SAME: ptr addrspace(1) noundef align 4 [[I:%.*]]) #[[ATTR0]] !kernel_arg_addr_space [[META3]] !kernel_arg_access_qual [[META4]] !kernel_arg_type [[META5]] !kernel_arg_base_type [[META5]] !kernel_arg_type_qual [[META6]] {31// CHECK-NEXT: entry:32// CHECK-NEXT: [[I_ADDR:%.*]] = alloca ptr addrspace(1), align 433// CHECK-NEXT: store ptr addrspace(1) [[I]], ptr [[I_ADDR]], align 434// CHECK-NEXT: [[CALL:%.*]] = call zeroext i1 @device_function() #[[ATTR3]]35// CHECK-NEXT: [[CONV:%.*]] = zext i1 [[CALL]] to i3236// CHECK-NEXT: [[TMP0:%.*]] = load ptr addrspace(1), ptr [[I_ADDR]], align 437// CHECK-NEXT: store i32 [[CONV]], ptr addrspace(1) [[TMP0]], align 438// CHECK-NEXT: ret void39//40//.41// CHECK: [[META3]] = !{i32 1}42// CHECK: [[META4]] = !{!"none"}43// CHECK: [[META5]] = !{!"int*"}44// CHECK: [[META6]] = !{!""}45//.46