273 lines · c
1// REQUIRES: riscv-registered-target2// RUN: %clang --target=riscv64-linux-gnu --print-supported-extensions | FileCheck --strict-whitespace --implicit-check-not=FEAT_ %s3 4// CHECK: All available -march extensions for RISC-V5// CHECK-EMPTY:6// CHECK-NEXT: Name Version Description7// CHECK-NEXT: i 2.1 'I' (Base Integer Instruction Set)8// CHECK-NEXT: e 2.0 'E' (Embedded Instruction Set with 16 GPRs)9// CHECK-NEXT: m 2.0 'M' (Integer Multiplication and Division)10// CHECK-NEXT: a 2.1 'A' (Atomic Instructions)11// CHECK-NEXT: f 2.2 'F' (Single-Precision Floating-Point)12// CHECK-NEXT: d 2.2 'D' (Double-Precision Floating-Point)13// CHECK-NEXT: q 2.2 'Q' (Quad-Precision Floating-Point)14// CHECK-NEXT: c 2.0 'C' (Compressed Instructions)15// CHECK-NEXT: b 1.0 'B' (the collection of the Zba, Zbb, Zbs extensions)16// CHECK-NEXT: v 1.0 'V' (Vector Extension for Application Processors)17// CHECK-NEXT: h 1.0 'H' (Hypervisor)18// CHECK-NEXT: zic64b 1.0 'Zic64b' (Cache Block Size Is 64 Bytes)19// CHECK-NEXT: zicbom 1.0 'Zicbom' (Cache-Block Management Instructions)20// CHECK-NEXT: zicbop 1.0 'Zicbop' (Cache-Block Prefetch Instructions)21// CHECK-NEXT: zicboz 1.0 'Zicboz' (Cache-Block Zero Instructions)22// CHECK-NEXT: ziccamoa 1.0 'Ziccamoa' (Main Memory Supports All Atomics in A)23// CHECK-NEXT: ziccamoc 1.0 'Ziccamoc' (Main Memory Supports Atomics in Zacas)24// CHECK-NEXT: ziccif 1.0 'Ziccif' (Main Memory Supports Instruction Fetch with Atomicity Requirement)25// CHECK-NEXT: zicclsm 1.0 'Zicclsm' (Main Memory Supports Misaligned Loads/Stores)26// CHECK-NEXT: ziccrse 1.0 'Ziccrse' (Main Memory Supports Forward Progress on LR/SC Sequences)27// CHECK-NEXT: zicntr 2.0 'Zicntr' (Base Counters and Timers)28// CHECK-NEXT: zicond 1.0 'Zicond' (Integer Conditional Operations)29// CHECK-NEXT: zicsr 2.0 'Zicsr' (CSRs)30// CHECK-NEXT: zifencei 2.0 'Zifencei' (fence.i)31// CHECK-NEXT: zihintntl 1.0 'Zihintntl' (Non-Temporal Locality Hints)32// CHECK-NEXT: zihintpause 2.0 'Zihintpause' (Pause Hint)33// CHECK-NEXT: zihpm 2.0 'Zihpm' (Hardware Performance Counters)34// CHECK-NEXT: zilsd 1.0 'Zilsd' (Load/Store Pair Instructions)35// CHECK-NEXT: zimop 1.0 'Zimop' (May-Be-Operations)36// CHECK-NEXT: zmmul 1.0 'Zmmul' (Integer Multiplication)37// CHECK-NEXT: za128rs 1.0 'Za128rs' (Reservation Set Size of at Most 128 Bytes)38// CHECK-NEXT: za64rs 1.0 'Za64rs' (Reservation Set Size of at Most 64 Bytes)39// CHECK-NEXT: zaamo 1.0 'Zaamo' (Atomic Memory Operations)40// CHECK-NEXT: zabha 1.0 'Zabha' (Byte and Halfword Atomic Memory Operations)41// CHECK-NEXT: zacas 1.0 'Zacas' (Atomic Compare-And-Swap Instructions)42// CHECK-NEXT: zalrsc 1.0 'Zalrsc' (Load-Reserved/Store-Conditional)43// CHECK-NEXT: zama16b 1.0 'Zama16b' (Atomic 16-byte misaligned loads, stores and AMOs)44// CHECK-NEXT: zawrs 1.0 'Zawrs' (Wait on Reservation Set)45// CHECK-NEXT: zfa 1.0 'Zfa' (Additional Floating-Point)46// CHECK-NEXT: zfbfmin 1.0 'Zfbfmin' (Scalar BF16 Converts)47// CHECK-NEXT: zfh 1.0 'Zfh' (Half-Precision Floating-Point)48// CHECK-NEXT: zfhmin 1.0 'Zfhmin' (Half-Precision Floating-Point Minimal)49// CHECK-NEXT: zfinx 1.0 'Zfinx' (Float in Integer)50// CHECK-NEXT: zdinx 1.0 'Zdinx' (Double in Integer)51// CHECK-NEXT: zca 1.0 'Zca' (part of the C extension, excluding compressed floating point loads/stores)52// CHECK-NEXT: zcb 1.0 'Zcb' (Compressed basic bit manipulation instructions)53// CHECK-NEXT: zcd 1.0 'Zcd' (Compressed Double-Precision Floating-Point Instructions)54// CHECK-NEXT: zce 1.0 'Zce' (Compressed extensions for microcontrollers)55// CHECK-NEXT: zcf 1.0 'Zcf' (Compressed Single-Precision Floating-Point Instructions)56// CHECK-NEXT: zclsd 1.0 'Zclsd' (Compressed Load/Store Pair Instructions)57// CHECK-NEXT: zcmop 1.0 'Zcmop' (Compressed May-Be-Operations)58// CHECK-NEXT: zcmp 1.0 'Zcmp' (sequenced instructions for code-size reduction)59// CHECK-NEXT: zcmt 1.0 'Zcmt' (table jump instructions for code-size reduction)60// CHECK-NEXT: zba 1.0 'Zba' (Address Generation Instructions)61// CHECK-NEXT: zbb 1.0 'Zbb' (Basic Bit-Manipulation)62// CHECK-NEXT: zbc 1.0 'Zbc' (Carry-Less Multiplication)63// CHECK-NEXT: zbkb 1.0 'Zbkb' (Bitmanip instructions for Cryptography)64// CHECK-NEXT: zbkc 1.0 'Zbkc' (Carry-less multiply instructions for Cryptography)65// CHECK-NEXT: zbkx 1.0 'Zbkx' (Crossbar permutation instructions)66// CHECK-NEXT: zbs 1.0 'Zbs' (Single-Bit Instructions)67// CHECK-NEXT: zk 1.0 'Zk' (Standard scalar cryptography extension)68// CHECK-NEXT: zkn 1.0 'Zkn' (NIST Algorithm Suite)69// CHECK-NEXT: zknd 1.0 'Zknd' (NIST Suite: AES Decryption)70// CHECK-NEXT: zkne 1.0 'Zkne' (NIST Suite: AES Encryption)71// CHECK-NEXT: zknh 1.0 'Zknh' (NIST Suite: Hash Function Instructions)72// CHECK-NEXT: zkr 1.0 'Zkr' (Entropy Source Extension)73// CHECK-NEXT: zks 1.0 'Zks' (ShangMi Algorithm Suite)74// CHECK-NEXT: zksed 1.0 'Zksed' (ShangMi Suite: SM4 Block Cipher Instructions)75// CHECK-NEXT: zksh 1.0 'Zksh' (ShangMi Suite: SM3 Hash Function Instructions)76// CHECK-NEXT: zkt 1.0 'Zkt' (Data Independent Execution Latency)77// CHECK-NEXT: ztso 1.0 'Ztso' (Memory Model - Total Store Order)78// CHECK-NEXT: zvbb 1.0 'Zvbb' (Vector basic bit-manipulation instructions)79// CHECK-NEXT: zvbc 1.0 'Zvbc' (Vector Carryless Multiplication)80// CHECK-NEXT: zve32f 1.0 'Zve32f' (Vector Extensions for Embedded Processors with maximal 32 EEW and F extension)81// CHECK-NEXT: zve32x 1.0 'Zve32x' (Vector Extensions for Embedded Processors with maximal 32 EEW)82// CHECK-NEXT: zve64d 1.0 'Zve64d' (Vector Extensions for Embedded Processors with maximal 64 EEW, F and D extension)83// CHECK-NEXT: zve64f 1.0 'Zve64f' (Vector Extensions for Embedded Processors with maximal 64 EEW and F extension)84// CHECK-NEXT: zve64x 1.0 'Zve64x' (Vector Extensions for Embedded Processors with maximal 64 EEW)85// CHECK-NEXT: zvfbfmin 1.0 'Zvfbfmin' (Vector BF16 Converts)86// CHECK-NEXT: zvfbfwma 1.0 'Zvfbfwma' (Vector BF16 widening mul-add)87// CHECK-NEXT: zvfh 1.0 'Zvfh' (Vector Half-Precision Floating-Point)88// CHECK-NEXT: zvfhmin 1.0 'Zvfhmin' (Vector Half-Precision Floating-Point Minimal)89// CHECK-NEXT: zvkb 1.0 'Zvkb' (Vector Bit-manipulation used in Cryptography)90// CHECK-NEXT: zvkg 1.0 'Zvkg' (Vector GCM instructions for Cryptography)91// CHECK-NEXT: zvkn 1.0 'Zvkn' (shorthand for 'Zvkned', 'Zvknhb', 'Zvkb', and 'Zvkt')92// CHECK-NEXT: zvknc 1.0 'Zvknc' (shorthand for 'Zvknc' and 'Zvbc')93// CHECK-NEXT: zvkned 1.0 'Zvkned' (Vector AES Encryption & Decryption (Single Round))94// CHECK-NEXT: zvkng 1.0 'Zvkng' (shorthand for 'Zvkn' and 'Zvkg')95// CHECK-NEXT: zvknha 1.0 'Zvknha' (Vector SHA-2 (SHA-256 only))96// CHECK-NEXT: zvknhb 1.0 'Zvknhb' (Vector SHA-2 (SHA-256 and SHA-512))97// CHECK-NEXT: zvks 1.0 'Zvks' (shorthand for 'Zvksed', 'Zvksh', 'Zvkb', and 'Zvkt')98// CHECK-NEXT: zvksc 1.0 'Zvksc' (shorthand for 'Zvks' and 'Zvbc')99// CHECK-NEXT: zvksed 1.0 'Zvksed' (SM4 Block Cipher Instructions)100// CHECK-NEXT: zvksg 1.0 'Zvksg' (shorthand for 'Zvks' and 'Zvkg')101// CHECK-NEXT: zvksh 1.0 'Zvksh' (SM3 Hash Function Instructions)102// CHECK-NEXT: zvkt 1.0 'Zvkt' (Vector Data-Independent Execution Latency)103// CHECK-NEXT: zvl1024b 1.0 'Zvl1024b' (Minimum Vector Length 1024)104// CHECK-NEXT: zvl128b 1.0 'Zvl128b' (Minimum Vector Length 128)105// CHECK-NEXT: zvl16384b 1.0 'Zvl16384b' (Minimum Vector Length 16384)106// CHECK-NEXT: zvl2048b 1.0 'Zvl2048b' (Minimum Vector Length 2048)107// CHECK-NEXT: zvl256b 1.0 'Zvl256b' (Minimum Vector Length 256)108// CHECK-NEXT: zvl32768b 1.0 'Zvl32768b' (Minimum Vector Length 32768)109// CHECK-NEXT: zvl32b 1.0 'Zvl32b' (Minimum Vector Length 32)110// CHECK-NEXT: zvl4096b 1.0 'Zvl4096b' (Minimum Vector Length 4096)111// CHECK-NEXT: zvl512b 1.0 'Zvl512b' (Minimum Vector Length 512)112// CHECK-NEXT: zvl64b 1.0 'Zvl64b' (Minimum Vector Length 64)113// CHECK-NEXT: zvl65536b 1.0 'Zvl65536b' (Minimum Vector Length 65536)114// CHECK-NEXT: zvl8192b 1.0 'Zvl8192b' (Minimum Vector Length 8192)115// CHECK-NEXT: zhinx 1.0 'Zhinx' (Half Float in Integer)116// CHECK-NEXT: zhinxmin 1.0 'Zhinxmin' (Half Float in Integer Minimal)117// CHECK-NEXT: sdext 1.0 'Sdext' (External debugger)118// CHECK-NEXT: sdtrig 1.0 'Sdtrig' (Debugger triggers)119// CHECK-NEXT: sha 1.0 'Sha' (Augmented Hypervisor)120// CHECK-NEXT: shcounterenw 1.0 'Shcounterenw' (Support writeable hcounteren enable bit for any hpmcounter that is not read-only zero)121// CHECK-NEXT: shgatpa 1.0 'Shgatpa' (SvNNx4 mode supported for all modes supported by satp, as well as Bare)122// CHECK-NEXT: shlcofideleg 1.0 'Shlcofideleg' (Delegating LCOFI Interrupts to VS-mode)123// CHECK-NEXT: shtvala 1.0 'Shtvala' (htval provides all needed values)124// CHECK-NEXT: shvsatpa 1.0 'Shvsatpa' (vsatp supports all modes supported by satp)125// CHECK-NEXT: shvstvala 1.0 'Shvstvala' (vstval provides all needed values)126// CHECK-NEXT: shvstvecd 1.0 'Shvstvecd' (vstvec supports Direct mode)127// CHECK-NEXT: smaia 1.0 'Smaia' (Advanced Interrupt Architecture Machine Level)128// CHECK-NEXT: smcdeleg 1.0 'Smcdeleg' (Counter Delegation Machine Level)129// CHECK-NEXT: smcntrpmf 1.0 'Smcntrpmf' (Cycle and Instret Privilege Mode Filtering)130// CHECK-NEXT: smcsrind 1.0 'Smcsrind' (Indirect CSR Access Machine Level)131// CHECK-NEXT: smctr 1.0 'Smctr' (Control Transfer Records Machine Level)132// CHECK-NEXT: smdbltrp 1.0 'Smdbltrp' (Double Trap Machine Level)133// CHECK-NEXT: smepmp 1.0 'Smepmp' (Enhanced Physical Memory Protection)134// CHECK-NEXT: smmpm 1.0 'Smmpm' (Machine-level Pointer Masking for M-mode)135// CHECK-NEXT: smnpm 1.0 'Smnpm' (Machine-level Pointer Masking for next lower privilege mode)136// CHECK-NEXT: smrnmi 1.0 'Smrnmi' (Resumable Non-Maskable Interrupts)137// CHECK-NEXT: smstateen 1.0 'Smstateen' (Machine-mode view of the state-enable extension)138// CHECK-NEXT: ssaia 1.0 'Ssaia' (Advanced Interrupt Architecture Supervisor Level)139// CHECK-NEXT: ssccfg 1.0 'Ssccfg' (Counter Configuration Supervisor Level)140// CHECK-NEXT: ssccptr 1.0 'Ssccptr' (Main memory supports page table reads)141// CHECK-NEXT: sscofpmf 1.0 'Sscofpmf' (Count Overflow and Mode-Based Filtering)142// CHECK-NEXT: sscounterenw 1.0 'Sscounterenw' (Support writeable scounteren enable bit for any hpmcounter that is not read-only zero)143// CHECK-NEXT: sscsrind 1.0 'Sscsrind' (Indirect CSR Access Supervisor Level)144// CHECK-NEXT: ssctr 1.0 'Ssctr' (Control Transfer Records Supervisor Level)145// CHECK-NEXT: ssdbltrp 1.0 'Ssdbltrp' (Double Trap Supervisor Level)146// CHECK-NEXT: ssnpm 1.0 'Ssnpm' (Supervisor-level Pointer Masking for next lower privilege mode)147// CHECK-NEXT: sspm 1.0 'Sspm' (Indicates Supervisor-mode Pointer Masking)148// CHECK-NEXT: ssqosid 1.0 'Ssqosid' (Quality-of-Service (QoS) Identifiers)149// CHECK-NEXT: ssstateen 1.0 'Ssstateen' (Supervisor-mode view of the state-enable extension)150// CHECK-NEXT: ssstrict 1.0 'Ssstrict' (No non-conforming extensions are present)151// CHECK-NEXT: sstc 1.0 'Sstc' (Supervisor-mode timer interrupts)152// CHECK-NEXT: sstvala 1.0 'Sstvala' (stval provides all needed values)153// CHECK-NEXT: sstvecd 1.0 'Sstvecd' (stvec supports Direct mode)154// CHECK-NEXT: ssu64xl 1.0 'Ssu64xl' (UXLEN=64 supported)155// CHECK-NEXT: supm 1.0 'Supm' (Indicates User-mode Pointer Masking)156// CHECK-NEXT: svade 1.0 'Svade' (Raise exceptions on improper A/D bits)157// CHECK-NEXT: svadu 1.0 'Svadu' (Hardware A/D updates)158// CHECK-NEXT: svbare 1.0 'Svbare' (satp mode Bare supported)159// CHECK-NEXT: svinval 1.0 'Svinval' (Fine-Grained Address-Translation Cache Invalidation)160// CHECK-NEXT: svnapot 1.0 'Svnapot' (NAPOT Translation Contiguity)161// CHECK-NEXT: svpbmt 1.0 'Svpbmt' (Page-Based Memory Types)162// CHECK-NEXT: svvptc 1.0 'Svvptc' (Obviating Memory-Management Instructions after Marking PTEs Valid)163// CHECK-NEXT: xandesbfhcvt 5.0 'XAndesBFHCvt' (Andes Scalar BFLOAT16 Conversion Extension)164// CHECK-NEXT: xandesperf 5.0 'XAndesPerf' (Andes Performance Extension)165// CHECK-NEXT: xandesvbfhcvt 5.0 'XAndesVBFHCvt' (Andes Vector BFLOAT16 Conversion Extension)166// CHECK-NEXT: xandesvdot 5.0 'XAndesVDot' (Andes Vector Dot Product Extension)167// CHECK-NEXT: xandesvpackfph 5.0 'XAndesVPackFPH' (Andes Vector Packed FP16 Extension)168// CHECK-NEXT: xandesvsinth 5.0 'XAndesVSIntH' (Andes Vector Small INT Handling Extension)169// CHECK-NEXT: xandesvsintload 5.0 'XAndesVSIntLoad' (Andes Vector INT4 Load Extension)170// CHECK-NEXT: xcvalu 1.0 'XCValu' (CORE-V ALU Operations)171// CHECK-NEXT: xcvbi 1.0 'XCVbi' (CORE-V Immediate Branching)172// CHECK-NEXT: xcvbitmanip 1.0 'XCVbitmanip' (CORE-V Bit Manipulation)173// CHECK-NEXT: xcvelw 1.0 'XCVelw' (CORE-V Event Load Word)174// CHECK-NEXT: xcvmac 1.0 'XCVmac' (CORE-V Multiply-Accumulate)175// CHECK-NEXT: xcvmem 1.0 'XCVmem' (CORE-V Post-incrementing Load & Store)176// CHECK-NEXT: xcvsimd 1.0 'XCVsimd' (CORE-V SIMD ALU)177// CHECK-NEXT: xmipscbop 1.0 'XMIPSCBOP' (MIPS Software Prefetch)178// CHECK-NEXT: xmipscmov 1.0 'XMIPSCMov' (MIPS conditional move instruction (mips.ccmov))179// CHECK-NEXT: xmipsexectl 1.0 'XMIPSEXECTL' (MIPS execution control)180// CHECK-NEXT: xmipslsp 1.0 'XMIPSLSP' (MIPS optimization for hardware load-store bonding)181// CHECK-NEXT: xsfcease 1.0 'XSfcease' (SiFive sf.cease Instruction)182// CHECK-NEXT: xsfmm128t 0.6 'XSfmm128t' (TE=128 configuration)183// CHECK-NEXT: xsfmm16t 0.6 'XSfmm16t' (TE=16 configuration)184// CHECK-NEXT: xsfmm32a16f 0.6 'XSfmm32a16f' (TEW=32-bit accumulation, operands - float: 16b, widen=2 (IEEE, BF))185// CHECK-NEXT: xsfmm32a32f 0.6 'XSfmm32a32f' (TEW=32-bit accumulation, operands - float: 32b)186// CHECK-NEXT: xsfmm32a8f 0.6 'XSfmm32a8f' (TEW=32-bit accumulation, operands - float: fp8)187// CHECK-NEXT: xsfmm32a8i 0.6 'XSfmm32a8i' (TEW=32-bit accumulation, operands - int: 8b)188// CHECK-NEXT: xsfmm32t 0.6 'XSfmm32t' (TE=32 configuration)189// CHECK-NEXT: xsfmm64a64f 0.6 'XSfmm64a64f' (TEW=64-bit accumulation, operands - float: fp64)190// CHECK-NEXT: xsfmm64t 0.6 'XSfmm64t' (TE=64 configuration)191// CHECK-NEXT: xsfmmbase 0.6 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero)192// CHECK-NEXT: xsfvcp 1.0 'XSfvcp' (SiFive Custom Vector Coprocessor Interface Instructions)193// CHECK-NEXT: xsfvfbfexp16e 0.5 'XSfvfbfexp16e' (SiFive Vector Floating-Point Exponential Function Instruction, BFloat16)194// CHECK-NEXT: xsfvfexp16e 0.5 'XSfvfexp16e' (SiFive Vector Floating-Point Exponential Function Instruction, Half Precision)195// CHECK-NEXT: xsfvfexp32e 0.5 'XSfvfexp32e' (SiFive Vector Floating-Point Exponential Function Instruction, Single Precision)196// CHECK-NEXT: xsfvfexpa 0.2 'XSfvfexpa' (SiFive Vector Floating-Point Exponential Approximation Instruction)197// CHECK-NEXT: xsfvfexpa64e 0.2 'XSfvfexpa64e' (SiFive Vector Floating-Point Exponential Approximation Instruction with Double-Precision)198// CHECK-NEXT: xsfvfnrclipxfqf 1.0 'XSfvfnrclipxfqf' (SiFive FP32-to-int8 Ranged Clip Instructions)199// CHECK-NEXT: xsfvfwmaccqqq 1.0 'XSfvfwmaccqqq' (SiFive Matrix Multiply Accumulate Instruction (4-by-4))200// CHECK-NEXT: xsfvqmaccdod 1.0 'XSfvqmaccdod' (SiFive Int8 Matrix Multiplication Instructions (2-by-8 and 8-by-2))201// CHECK-NEXT: xsfvqmaccqoq 1.0 'XSfvqmaccqoq' (SiFive Int8 Matrix Multiplication Instructions (4-by-8 and 8-by-4))202// CHECK-NEXT: xsifivecdiscarddlone 1.0 'XSiFivecdiscarddlone' (SiFive sf.cdiscard.d.l1 Instruction)203// CHECK-NEXT: xsifivecflushdlone 1.0 'XSiFivecflushdlone' (SiFive sf.cflush.d.l1 Instruction)204// CHECK-NEXT: xsmtvdot 1.0 'XSMTVDot' (SpacemiT Vector Dot Product Extension)205// CHECK-NEXT: xtheadba 1.0 'XTHeadBa' (T-Head address calculation instructions)206// CHECK-NEXT: xtheadbb 1.0 'XTHeadBb' (T-Head basic bit-manipulation instructions)207// CHECK-NEXT: xtheadbs 1.0 'XTHeadBs' (T-Head single-bit instructions)208// CHECK-NEXT: xtheadcmo 1.0 'XTHeadCmo' (T-Head cache management instructions)209// CHECK-NEXT: xtheadcondmov 1.0 'XTHeadCondMov' (T-Head conditional move instructions)210// CHECK-NEXT: xtheadfmemidx 1.0 'XTHeadFMemIdx' (T-Head FP Indexed Memory Operations)211// CHECK-NEXT: xtheadmac 1.0 'XTHeadMac' (T-Head Multiply-Accumulate Instructions)212// CHECK-NEXT: xtheadmemidx 1.0 'XTHeadMemIdx' (T-Head Indexed Memory Operations)213// CHECK-NEXT: xtheadmempair 1.0 'XTHeadMemPair' (T-Head two-GPR Memory Operations)214// CHECK-NEXT: xtheadsync 1.0 'XTHeadSync' (T-Head multicore synchronization instructions)215// CHECK-NEXT: xtheadvdot 1.0 'XTHeadVdot' (T-Head Vector Extensions for Dot)216// CHECK-NEXT: xventanacondops 1.0 'XVentanaCondOps' (Ventana Conditional Ops)217// CHECK-NEXT: xwchc 2.2 'Xwchc' (WCH/QingKe additional compressed opcodes)218// CHECK-EMPTY:219// CHECK-NEXT: Experimental extensions220// CHECK-NEXT: p 0.15 'P' ('Base P' (Packed SIMD))221// CHECK-NEXT: zibi 0.1 'Zibi' (Branch with Immediate)222// CHECK-NEXT: zicfilp 1.0 'Zicfilp' (Landing pad)223// CHECK-NEXT: zicfiss 1.0 'Zicfiss' (Shadow stack)224// CHECK-NEXT: zalasr 0.9 'Zalasr' (Load-Acquire and Store-Release Instructions)225// CHECK-NEXT: zvbc32e 0.7 'Zvbc32e' (Vector Carryless Multiplication with 32-bits elements)226// CHECK-NEXT: zvfbfa 0.1 'Zvfbfa' (Additional BF16 vector compute support)227// CHECK-NEXT: zvfofp8min 0.2 'Zvfofp8min' (Vector OFP8 Converts)228// CHECK-NEXT: zvkgs 0.7 'Zvkgs' (Vector-Scalar GCM instructions for Cryptography)229// CHECK-NEXT: zvqdotq 0.0 'Zvqdotq' (Vector quad widening 4D Dot Product)230// CHECK-NEXT: smpmpmt 0.6 'Smpmpmt' (PMP-based Memory Types Extension)231// CHECK-NEXT: svukte 0.3 'Svukte' (Address-Independent Latency of User-Mode Faults to Supervisor Addresses)232// CHECK-NEXT: xqccmp 0.3 'Xqccmp' (Qualcomm 16-bit Push/Pop and Double Moves)233// CHECK-NEXT: xqcia 0.7 'Xqcia' (Qualcomm uC Arithmetic Extension)234// CHECK-NEXT: xqciac 0.3 'Xqciac' (Qualcomm uC Load-Store Address Calculation Extension)235// CHECK-NEXT: xqcibi 0.2 'Xqcibi' (Qualcomm uC Branch Immediate Extension)236// CHECK-NEXT: xqcibm 0.8 'Xqcibm' (Qualcomm uC Bit Manipulation Extension)237// CHECK-NEXT: xqcicli 0.3 'Xqcicli' (Qualcomm uC Conditional Load Immediate Extension)238// CHECK-NEXT: xqcicm 0.2 'Xqcicm' (Qualcomm uC Conditional Move Extension)239// CHECK-NEXT: xqcics 0.2 'Xqcics' (Qualcomm uC Conditional Select Extension)240// CHECK-NEXT: xqcicsr 0.4 'Xqcicsr' (Qualcomm uC CSR Extension)241// CHECK-NEXT: xqciint 0.10 'Xqciint' (Qualcomm uC Interrupts Extension)242// CHECK-NEXT: xqciio 0.1 'Xqciio' (Qualcomm uC External Input Output Extension)243// CHECK-NEXT: xqcilb 0.2 'Xqcilb' (Qualcomm uC Long Branch Extension)244// CHECK-NEXT: xqcili 0.2 'Xqcili' (Qualcomm uC Load Large Immediate Extension)245// CHECK-NEXT: xqcilia 0.2 'Xqcilia' (Qualcomm uC Large Immediate Arithmetic Extension)246// CHECK-NEXT: xqcilo 0.3 'Xqcilo' (Qualcomm uC Large Offset Load Store Extension)247// CHECK-NEXT: xqcilsm 0.6 'Xqcilsm' (Qualcomm uC Load Store Multiple Extension)248// CHECK-NEXT: xqcisim 0.2 'Xqcisim' (Qualcomm uC Simulation Hint Extension)249// CHECK-NEXT: xqcisls 0.2 'Xqcisls' (Qualcomm uC Scaled Load Store Extension)250// CHECK-NEXT: xqcisync 0.3 'Xqcisync' (Qualcomm uC Sync Delay Extension)251// CHECK-NEXT: xrivosvisni 0.1 'XRivosVisni' (Rivos Vector Integer Small New)252// CHECK-NEXT: xrivosvizip 0.1 'XRivosVizip' (Rivos Vector Register Zips)253// CHECK-NEXT: xsfmclic 0.1 'XSfmclic' (SiFive CLIC Machine-mode CSRs)254// CHECK-NEXT: xsfsclic 0.1 'XSfsclic' (SiFive CLIC Supervisor-mode CSRs)255// CHECK-EMPTY:256// CHECK-NEXT: Supported Profiles257// CHECK-NEXT: rva20s64258// CHECK-NEXT: rva20u64259// CHECK-NEXT: rva22s64260// CHECK-NEXT: rva22u64261// CHECK-NEXT: rva23s64262// CHECK-NEXT: rva23u64263// CHECK-NEXT: rvb23s64264// CHECK-NEXT: rvb23u64265// CHECK-NEXT: rvi20u32266// CHECK-NEXT: rvi20u64267// CHECK-EMPTY:268// CHECK-NEXT: Experimental Profiles269// CHECK-NEXT: rvm23u32270// CHECK-EMPTY:271// CHECK-NEXT: Use -march to specify the target's extension.272// CHECK-NEXT: For example, clang -march=rv32i_v1p0273