14 lines · plain
1//===-- SPIRVRegisterBanks.td - Describe SPIR-V RegBanks ---*- tablegen -*-===//2//3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.4// See https://llvm.org/LICENSE.txt for license information.5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception6//7//===----------------------------------------------------------------------===//8 9// Although RegisterBankSelection is disabled we need to distinct the banks10// as InstructionSelector RegClass checking code relies on them11 12def TYPERegBank : RegisterBank<"TYPEBank", [TYPE]>;13def IDRegBank : RegisterBank<"IDBank", [ID]>;14