81 lines · plain
1# RUN: llc -mtriple=amdgcn-- -run-pass=print-machine-uniformity -o - %s 2>&1 | FileCheck %s2# RUN: llc -mtriple=amdgcn-- -passes='print<machine-uniformity>' -filetype=null %s 2>&1 | FileCheck %s3# CHECK-LABEL: MachineUniformityInfo for function: @hidden_diverge4# CHECK-LABEL: BLOCK bb.05# CHECK: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.workitem.id.x)6# CHECK: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s1) = G_ICMP intpred(slt)7# CHECK: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s1) = G_XOR %{{[0-9]*}}:_, %{{[0-9]*}}:_8# CHECK: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s1), %{{[0-9]*}}:_(s64) = G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.amdgcn.if)9# CHECK: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s1), %{{[0-9]*}}:_(s64) = G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.amdgcn.if)10# CHECK: DIVERGENT: G_BRCOND %{{[0-9]*}}:_(s1), %bb.111# CHECK: DIVERGENT: G_BR %bb.212# CHECK-LABEL: BLOCK bb.113# CHECK-LABEL: BLOCK bb.214# CHECK-NOT: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s32) = G_PHI %{{[0-9]*}}:_(s32), %bb.1, %{{[0-9]*}}:_(s32), %bb.015# CHECK: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s1) = G_PHI %{{[0-9]*}}:_(s1), %bb.1, %{{[0-9]*}}:_(s1), %bb.016# CHECK: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s1), %{{[0-9]*}}:_(s64) = G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.amdgcn.if)17# CHECK: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s1), %{{[0-9]*}}:_(s64) = G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.amdgcn.if)18# CHECK: DIVERGENT: G_BRCOND %{{[0-9]*}}:_(s1), %bb.319# CHECK: DIVERGENT: G_BR %bb.420# CHECK-LABEL: BLOCK bb.321# CHECK-LABEL: BLOCK bb.422# CHECK: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s32) = G_PHI %{{[0-9]*}}:_(s32), %bb.2, %{{[0-9]*}}:_(s32), %bb.323 24---25name: hidden_diverge26tracksRegLiveness: true27body: |28 bb.1:29 successors: %bb.2(0x40000000), %bb.3(0x40000000)30 liveins: $sgpr4_sgpr531 32 %4:_(p4) = COPY $sgpr4_sgpr533 %15:_(s32) = G_CONSTANT i32 034 %17:_(s1) = G_CONSTANT i1 true35 %23:_(s32) = G_CONSTANT i32 136 %30:_(s32) = G_CONSTANT i32 237 %32:_(p1) = G_IMPLICIT_DEF38 %33:_(s32) = G_IMPLICIT_DEF39 %8:_(p4) = G_INTRINSIC intrinsic(@llvm.amdgcn.kernarg.segment.ptr)40 %9:_(<3 x s32>) = G_LOAD %8(p4) :: (dereferenceable invariant load (<3 x s32>), align 16, addrspace 4)41 %10:_(s64) = G_CONSTANT i64 442 %11:_(p4) = G_PTR_ADD %8, %10(s64)43 %12:_(s64) = G_CONSTANT i64 844 %13:_(p4) = G_PTR_ADD %8, %12(s64)45 %14:_(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.workitem.id.x)46 %16:_(s1) = G_ICMP intpred(slt), %14(s32), %1547 %18:_(s1) = G_XOR %16, %1748 %19:_(s1), %20:_(s64) = G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.amdgcn.if), %16(s1)49 G_BRCOND %19(s1), %bb.250 G_BR %bb.351 52 bb.2:53 successors: %bb.3(0x80000000)54 55 %21:_(s32) = G_EXTRACT_VECTOR_ELT %9(<3 x s32>), %15(s32)56 %22:_(s32) = G_EXTRACT_VECTOR_ELT %9(<3 x s32>), %23(s32)57 %24:_(s1) = G_ICMP intpred(slt), %21(s32), %1558 59 bb.3:60 successors: %bb.4(0x40000000), %bb.5(0x40000000)61 62 %25:_(s32) = G_PHI %22(s32), %bb.2, %33(s32), %bb.163 %26:_(s1) = G_PHI %24(s1), %bb.2, %18(s1), %bb.164 G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.amdgcn.end.cf), %20(s64)65 %27:_(s1), %28:_(s64) = G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.amdgcn.if), %26(s1)66 G_BRCOND %27(s1), %bb.467 G_BR %bb.568 69 bb.4:70 successors: %bb.5(0x80000000)71 72 %29:_(s32) = G_EXTRACT_VECTOR_ELT %9(<3 x s32>), %30(s32)73 74 bb.5:75 %31:_(s32) = G_PHI %25(s32), %bb.3, %29(s32), %bb.476 G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.amdgcn.end.cf), %28(s64)77 G_STORE %31(s32), %32(p1) :: (volatile store (s32) into `ptr addrspace(1) undef`, addrspace 1)78 S_ENDPGM 079 80...81