68 lines · plain
1# RUN: llc -mtriple=amdgcn-- -mcpu=gfx1030 -run-pass=print-machine-uniformity -o - %s 2>&1 | FileCheck %s2# RUN: llc -mtriple=amdgcn-- -mcpu=gfx1030 -passes='print<machine-uniformity>' -filetype=null %s 2>&1 | FileCheck %s3---4name: f15tracksRegLiveness: true6body: |7 ; CHECK-LABEL: MachineUniformityInfo for function: @f18 bb.1:9 %3:_(s32) = G_CONSTANT i32 010 %25:_(s32) = G_IMPLICIT_DEF11 12 bb.2:13 %0:_(s32) = G_PHI %22(s32), %bb.5, %3(s32), %bb.114 %1:_(s32) = G_PHI %3(s32), %bb.1, %20(s32), %bb.515 %2:_(s32) = G_PHI %3(s32), %bb.1, %19(s32), %bb.516 %36:_(s32) = G_CONSTANT i32 017 %4:_(s1) = G_ICMP intpred(slt), %1(s32), %3618 19 bb.3:20 successors: %bb.4(0x04000000), %bb.3(0x7c000000)21 22 %5:_(s32) = G_PHI %38(s32), %bb.3, %1(s32), %bb.223 %38:_(s32) = G_CONSTANT i32 024 G_BRCOND %4(s1), %bb.325 G_BR %bb.426 27 bb.4:28 successors: %bb.7, %bb.529 30 %6:_(s32) = G_PHI %5(s32), %bb.331 %33:_(s1) = G_CONSTANT i1 true32 %7:_(s64) = G_SEXT %2(s32)33 %39:_(s32) = G_CONSTANT i32 234 %10:_(s64) = G_SHL %7, %39(s32)35 %11:_(p0) = G_INTTOPTR %10(s64)36 %13:_(s32) = G_LOAD %11(p0) :: (load (s32))37 %37:_(s32) = G_CONSTANT i32 038 %14:sreg_32_xm0_xexec(s1) = G_ICMP intpred(slt), %13(s32), %3739 %16:sreg_32_xm0_xexec(s32) = SI_IF %14(s1), %bb.5, implicit-def $exec, implicit-def $scc, implicit $exec40 G_BR %bb.741 42 bb.5:43 successors: %bb.6(0x04000000), %bb.2(0x7c000000)44 ; CHECK-NOT: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s32) = G_PHI45 ; CHECK-NOT: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s32) = G_PHI46 ; CHECK: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:_(s1) = G_PHI47 ; CHECK-NOT: DIVERGENT: %{{[0-9]*}}: %{{[0-9]*}}:sreg_32_xm0_xexec(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.if.break)48 %19:_(s32) = G_PHI %18(s32), %bb.7, %25(s32), %bb.449 %20:_(s32) = G_PHI %6(s32), %bb.7, %25(s32), %bb.450 %21:_(s1) = G_PHI %34(s1), %bb.7, %33(s1), %bb.451 G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.amdgcn.end.cf), %16(s32)52 %22:sreg_32_xm0_xexec(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.if.break), %21(s1), %0(s32)53 SI_LOOP %22(s32), %bb.2, implicit-def $exec, implicit-def $scc, implicit $exec54 G_BR %bb.655 56 bb.6:57 %24:_(s32) = G_PHI %22(s32), %bb.558 G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.amdgcn.end.cf), %24(s32)59 SI_RETURN60 61 bb.7:62 %34:_(s1) = G_CONSTANT i1 false63 %35:_(s32) = G_CONSTANT i32 164 %18:_(s32) = G_OR %2, %3565 G_BR %bb.566 67...68