76 lines · plain
1# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py2# RUN: llc -mtriple=aarch64-- -O0 -run-pass=instruction-select -verify-machineinstrs %s -global-isel-abort=1 -o - | FileCheck %s3--- |4 target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"5 target triple = "aarch64"6 7 define void @store_v2p0(<2 x ptr> %v, ptr %ptr) {8 store <2 x ptr> %v, ptr %ptr9 ret void10 }11 12 define <2 x ptr> @load_v2p0(ptr %ptr) {13 %v = load <2 x ptr>, ptr %ptr14 ret <2 x ptr> %v15 }16 17...18---19name: store_v2p020alignment: 421legalized: true22regBankSelected: true23tracksRegLiveness: true24registers:25 - { id: 0, class: fpr }26 - { id: 1, class: gpr }27 - { id: 2, class: fpr }28machineFunctionInfo: {}29body: |30 bb.1 (%ir-block.0):31 liveins: $q0, $x032 33 ; CHECK-LABEL: name: store_v2p034 ; CHECK: liveins: $q0, $x035 ; CHECK-NEXT: {{ $}}36 ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr128 = COPY $q037 ; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr64sp = COPY $x038 ; CHECK-NEXT: STRQui [[COPY]], [[COPY1]], 0 :: (store (<2 x s64>) into %ir.ptr)39 ; CHECK-NEXT: RET_ReallyLR40 %0:fpr(<2 x p0>) = COPY $q041 %1:gpr(p0) = COPY $x042 %2:fpr(<2 x s64>) = G_BITCAST %0(<2 x p0>)43 G_STORE %2(<2 x s64>), %1(p0) :: (store (<2 x s64>) into %ir.ptr)44 RET_ReallyLR45 46...47---48name: load_v2p049alignment: 450legalized: true51regBankSelected: true52tracksRegLiveness: true53registers:54 - { id: 0, class: gpr }55 - { id: 1, class: fpr }56 - { id: 2, class: fpr }57machineFunctionInfo: {}58body: |59 bb.1 (%ir-block.0):60 liveins: $x061 62 ; CHECK-LABEL: name: load_v2p063 ; CHECK: liveins: $x064 ; CHECK-NEXT: {{ $}}65 ; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr64sp = COPY $x066 ; CHECK-NEXT: [[LDRQui:%[0-9]+]]:fpr128 = LDRQui [[COPY]], 0 :: (load (<2 x s64>) from %ir.ptr)67 ; CHECK-NEXT: $q0 = COPY [[LDRQui]]68 ; CHECK-NEXT: RET_ReallyLR implicit $q069 %0:gpr(p0) = COPY $x070 %2:fpr(<2 x s64>) = G_LOAD %0(p0) :: (load (<2 x s64>) from %ir.ptr)71 %1:fpr(<2 x p0>) = G_BITCAST %2(<2 x s64>)72 $q0 = COPY %1(<2 x p0>)73 RET_ReallyLR implicit $q074 75...76