97 lines · plain
1; RUN: llc < %s -mtriple=arm64-eabi -aarch64-neon-syntax=apple -mcpu=cyclone -mattr=+slow-misaligned-128store | FileCheck %s2%struct.X = type <{ i32, i64, i64 }>3 4define void @foo1(ptr %p, i64 %val) nounwind {5; CHECK-LABEL: foo1:6; CHECK: stur w1, [x0, #-4]7; CHECK-NEXT: ret8 %tmp1 = trunc i64 %val to i329 %ptr = getelementptr inbounds i32, ptr %p, i64 -110 store i32 %tmp1, ptr %ptr, align 411 ret void12}13define void @foo2(ptr %p, i64 %val) nounwind {14; CHECK-LABEL: foo2:15; CHECK: sturh w1, [x0, #-2]16; CHECK-NEXT: ret17 %tmp1 = trunc i64 %val to i1618 %ptr = getelementptr inbounds i16, ptr %p, i64 -119 store i16 %tmp1, ptr %ptr, align 220 ret void21}22define void @foo3(ptr %p, i64 %val) nounwind {23; CHECK-LABEL: foo3:24; CHECK: sturb w1, [x0, #-1]25; CHECK-NEXT: ret26 %tmp1 = trunc i64 %val to i827 %ptr = getelementptr inbounds i8, ptr %p, i64 -128 store i8 %tmp1, ptr %ptr, align 129 ret void30}31define void @foo4(ptr %p, i32 %val) nounwind {32; CHECK-LABEL: foo4:33; CHECK: sturh w1, [x0, #-2]34; CHECK-NEXT: ret35 %tmp1 = trunc i32 %val to i1636 %ptr = getelementptr inbounds i16, ptr %p, i32 -137 store i16 %tmp1, ptr %ptr, align 238 ret void39}40define void @foo5(ptr %p, i32 %val) nounwind {41; CHECK-LABEL: foo5:42; CHECK: sturb w1, [x0, #-1]43; CHECK-NEXT: ret44 %tmp1 = trunc i32 %val to i845 %ptr = getelementptr inbounds i8, ptr %p, i32 -146 store i8 %tmp1, ptr %ptr, align 147 ret void48}49 50define void @foo(ptr nocapture %p) nounwind optsize ssp {51; CHECK-LABEL: foo:52; CHECK-NOT: str53; CHECK: stur xzr, [x0, #12]54; CHECK-NEXT: stur xzr, [x0, #4]55; CHECK-NEXT: ret56 %B = getelementptr inbounds %struct.X, ptr %p, i64 0, i32 157 call void @llvm.memset.p0.i64(ptr %B, i8 0, i64 16, i1 false)58 ret void59}60 61declare void @llvm.memset.p0.i64(ptr nocapture, i8, i64, i1) nounwind62 63; Unaligned 16b stores are split into 8b stores for performance.64; radar://1542419365 66; CHECK-LABEL: unaligned:67; CHECK-NOT: str q068; CHECK: ext.16b v[[REG2:[0-9]+]], v[[REG:[0-9]+]], v[[REG]], #869; CHECK: stp d[[REG]], d[[REG2]], [x0]70define void @unaligned(ptr %p, <4 x i32> %v) nounwind {71 store <4 x i32> %v, ptr %p, align 472 ret void73}74 75; CHECK-LABEL: aligned:76; CHECK: str q077define void @aligned(ptr %p, <4 x i32> %v) nounwind {78 store <4 x i32> %v, ptr %p79 ret void80}81 82; Don't split one and two byte aligned stores.83; radar://1634930884 85; CHECK-LABEL: twobytealign:86; CHECK: str q087define void @twobytealign(ptr %p, <4 x i32> %v) nounwind {88 store <4 x i32> %v, ptr %p, align 289 ret void90}91; CHECK-LABEL: onebytealign:92; CHECK: str q093define void @onebytealign(ptr %p, <4 x i32> %v) nounwind {94 store <4 x i32> %v, ptr %p, align 195 ret void96}97