brintos

brintos / llvm-project-archived public Read only

0
0
Text · 1.9 KiB · 911b6fa Raw
72 lines · plain
1; RUN: llc -mtriple=arm64ec-pc-windows-msvc < %s | FileCheck %s2 3define void @f1(ptr %p, i64 %n) {4; CHECK-LABEL: "#f1":5; CHECK: bl "#memset"6  call void @llvm.memset.p0.i64(ptr %p, i8 0, i64 %n, i1 false)7  ret void8}9 10define void @f2(ptr %p1, ptr %p2, i64 %n) {11; CHECK-LABEL: "#f2":12; CHECK: bl "#memcpy"13  call void @llvm.memcpy.p0.i64(ptr %p1, ptr %p2, i64 %n, i1 false)14  ret void15}16 17define double @f3(double %x, double %y) {18; CHECK-LABEL: "#f3":19; CHECK: b "#fmod"20  %r = frem double %x, %y21  ret double %r22}23 24define i128 @f4(i128 %x, i128 %y) {25; CHECK-LABEL: "#f4":26; CHECK: bl "#__divti3"27  %r = sdiv i128 %x, %y28  ret i128 %r29}30 31define i8 @f5(i8 %expected, i8 %new, ptr %ptr) "target-features"="+outline-atomics" {32; CHECK-LABEL: "#f5":33; CHECK: bl "#__aarch64_cas1_relax"34    %pair = cmpxchg ptr %ptr, i8 %expected, i8 %new monotonic monotonic, align 135   %r = extractvalue { i8, i1 } %pair, 036    ret i8 %r37}38 39define float @f6(float %val, i32 %a) {40; CHECK-LABEL: "#f6":41; CHECK: bl "#ldexp"42  %call = tail call fast float @llvm.ldexp.f32(float %val, i32 %a)43  ret float %call44}45 46@dst = global [512 x i8] zeroinitializer, align 147@src = global [512 x i8] zeroinitializer, align 148 49define void @call__arm_sc_memcpy(i64 noundef %n) #0 {50; CHECK-LABEL: "#call__arm_sc_memcpy":51; CHECK: bl "#__arm_sc_memcpy"52 53  tail call void @llvm.memcpy.p0.p0.i64(ptr align 1 @dst, ptr nonnull align 1 @src, i64 %n, i1 false)54  ret void55}56 57define void @call__arm_sc_memmove(i64 noundef %n) #0 {58; CHECK-LABEL: "#call__arm_sc_memmove":59; CHECK: bl "#__arm_sc_memmove"60  tail call void @llvm.memmove.p0.p0.i64(ptr align 1 @dst, ptr nonnull align 1 @src, i64 %n, i1 false)61  ret void62}63 64define void @call__arm_sc_memset(i64 noundef %n) #0 {65; CHECK-LABEL: "#call__arm_sc_memset":66; CHECK: bl "#__arm_sc_memset"67  tail call void @llvm.memset.p0.i64(ptr align 1 @dst, i8 2, i64 %n, i1 false)68  ret void69}70 71attributes #0 = { nounwind "aarch64_pstate_sm_enabled" "target-features"="+sme2" }72