99 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: llc -mtriple=arm64ec-pc-windows-msvc -arm64ec-generate-thunks=false < %s | FileCheck %s3 4; Make sure we're reserving all the registers that are supposed to be5; reserved. Integer regs x13, x15, x23, x24, x28. Float regs v16-v31.6; We confirm this by ensuring that we spill if and only if none of the7; unreserved registers are available.8 9define i32 @no_int_regs(i32 %x) nounwind {10; CHECK-LABEL: no_int_regs:11; CHECK: // %bb.0: // %entry12; CHECK-NEXT: stp x30, x29, [sp, #-80]! // 16-byte Folded Spill13; CHECK-NEXT: str x27, [sp, #16] // 8-byte Spill14; CHECK-NEXT: stp x26, x25, [sp, #32] // 16-byte Folded Spill15; CHECK-NEXT: stp x22, x21, [sp, #48] // 16-byte Folded Spill16; CHECK-NEXT: stp x20, x19, [sp, #64] // 16-byte Folded Spill17; CHECK-NEXT: str w0, [sp, #28] // 4-byte Spill18; CHECK-NEXT: //APP19; CHECK-NEXT: //NO_APP20; CHECK-NEXT: ldp x20, x19, [sp, #64] // 16-byte Folded Reload21; CHECK-NEXT: ldr w0, [sp, #28] // 4-byte Reload22; CHECK-NEXT: ldp x22, x21, [sp, #48] // 16-byte Folded Reload23; CHECK-NEXT: ldr x27, [sp, #16] // 8-byte Reload24; CHECK-NEXT: ldp x26, x25, [sp, #32] // 16-byte Folded Reload25; CHECK-NEXT: ldp x30, x29, [sp], #80 // 16-byte Folded Reload26; CHECK-NEXT: ret27entry:28 tail call void asm sideeffect "", "~{x0},~{x1},~{x2},~{x3},~{x4},~{x5},~{x6},~{x7},~{x8},~{x9},~{x10},~{x11},~{x12},~{x15},~{x16},~{x17},~{x19},~{x20},~{x21},~{x22},~{x25},~{x26},~{x27},~{fp},~{lr}"()29 ret i32 %x30}31 32define i32 @one_int_reg(i32 %x) nounwind {33; CHECK-LABEL: one_int_reg:34; CHECK: // %bb.0: // %entry35; CHECK-NEXT: stp x30, x29, [sp, #-80]! // 16-byte Folded Spill36; CHECK-NEXT: str x27, [sp, #16] // 8-byte Spill37; CHECK-NEXT: mov w30, w038; CHECK-NEXT: stp x26, x25, [sp, #32] // 16-byte Folded Spill39; CHECK-NEXT: stp x22, x21, [sp, #48] // 16-byte Folded Spill40; CHECK-NEXT: stp x20, x19, [sp, #64] // 16-byte Folded Spill41; CHECK-NEXT: //APP42; CHECK-NEXT: //NO_APP43; CHECK-NEXT: ldp x20, x19, [sp, #64] // 16-byte Folded Reload44; CHECK-NEXT: ldr x27, [sp, #16] // 8-byte Reload45; CHECK-NEXT: ldp x22, x21, [sp, #48] // 16-byte Folded Reload46; CHECK-NEXT: mov w0, w3047; CHECK-NEXT: ldp x26, x25, [sp, #32] // 16-byte Folded Reload48; CHECK-NEXT: ldp x30, x29, [sp], #80 // 16-byte Folded Reload49; CHECK-NEXT: ret50entry:51 tail call void asm sideeffect "", "~{x0},~{x1},~{x2},~{x3},~{x4},~{x5},~{x6},~{x7},~{x8},~{x9},~{x10},~{x11},~{x12},~{x15},~{x16},~{x17},~{x19},~{x20},~{x21},~{x22},~{x25},~{x26},~{x27},~{fp}"()52 ret i32 %x53}54 55define float @no_float_regs(float %x) nounwind {56; CHECK-LABEL: no_float_regs:57; CHECK: // %bb.0: // %entry58; CHECK-NEXT: sub sp, sp, #8059; CHECK-NEXT: stp d15, d14, [sp, #16] // 16-byte Folded Spill60; CHECK-NEXT: stp d13, d12, [sp, #32] // 16-byte Folded Spill61; CHECK-NEXT: stp d11, d10, [sp, #48] // 16-byte Folded Spill62; CHECK-NEXT: stp d9, d8, [sp, #64] // 16-byte Folded Spill63; CHECK-NEXT: str s0, [sp, #12] // 4-byte Spill64; CHECK-NEXT: //APP65; CHECK-NEXT: //NO_APP66; CHECK-NEXT: ldp d9, d8, [sp, #64] // 16-byte Folded Reload67; CHECK-NEXT: ldr s0, [sp, #12] // 4-byte Reload68; CHECK-NEXT: ldp d11, d10, [sp, #48] // 16-byte Folded Reload69; CHECK-NEXT: ldp d13, d12, [sp, #32] // 16-byte Folded Reload70; CHECK-NEXT: ldp d15, d14, [sp, #16] // 16-byte Folded Reload71; CHECK-NEXT: add sp, sp, #8072; CHECK-NEXT: ret73entry:74 tail call void asm sideeffect "", "~{v0},~{v1},~{v2},~{v3},~{v4},~{v5},~{v6},~{v7},~{v8},~{v9},~{v10},~{v11},~{v12},~{v13},~{v14},~{v15}"()75 ret float %x76}77 78define float @one_float_reg(float %x) nounwind {79; CHECK-LABEL: one_float_reg:80; CHECK: // %bb.0: // %entry81; CHECK-NEXT: stp d15, d14, [sp, #-64]! // 16-byte Folded Spill82; CHECK-NEXT: fmov s15, s083; CHECK-NEXT: stp d13, d12, [sp, #16] // 16-byte Folded Spill84; CHECK-NEXT: stp d11, d10, [sp, #32] // 16-byte Folded Spill85; CHECK-NEXT: stp d9, d8, [sp, #48] // 16-byte Folded Spill86; CHECK-NEXT: //APP87; CHECK-NEXT: //NO_APP88; CHECK-NEXT: ldp d9, d8, [sp, #48] // 16-byte Folded Reload89; CHECK-NEXT: ldp d11, d10, [sp, #32] // 16-byte Folded Reload90; CHECK-NEXT: fmov s0, s1591; CHECK-NEXT: ldp d13, d12, [sp, #16] // 16-byte Folded Reload92; CHECK-NEXT: ldp d15, d14, [sp], #64 // 16-byte Folded Reload93; CHECK-NEXT: ret94entry:95 tail call void asm sideeffect "", "~{v0},~{v1},~{v2},~{v3},~{v4},~{v5},~{v6},~{v7},~{v8},~{v9},~{v10},~{v11},~{v12},~{v13},~{v14}"()96 ret float %x97}98 99