131 lines · plain
1# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 22# RUN: llc -mtriple aarch64 -run-pass=machine-combiner -o - %s | FileCheck %s3--- |4 target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"5 target triple = "aarch64"6 7 @c = global double 0.000000e+00, align 88 9 define void @emit_fneg_with_non_register_operand(double %c) {10 entry:11 %0 = load double, ptr @c, align 812 %1 = tail call double asm sideeffect "", "=w,0"(double %0)13 %2 = load double, ptr @c, align 814 %3 = tail call double asm sideeffect "", "=w,0"(double %2)15 %fneg = fneg double %116 %cmp = fcmp oeq double %3, %fneg17 br i1 %cmp, label %if.then, label %if.end18 19 if.then: ; preds = %entry20 tail call void @b(double noundef %1)21 ret void22 23 if.end: ; preds = %entry24 ret void25 }26 27 declare void @b(double noundef)28 29...30---31name: emit_fneg_with_non_register_operand32alignment: 433exposesReturnsTwice: false34legalized: false35regBankSelected: false36selected: false37failedISel: false38tracksRegLiveness: true39hasWinCFI: false40callsEHReturn: false41callsUnwindInit: false42hasEHContTarget: false43hasEHScopes: false44hasEHFunclets: false45isOutlined: false46debugInstrRef: false47failsVerification: false48tracksDebugUserValues: false49registers:50 - { id: 0, class: fpr64, preferred-register: '' }51 - { id: 1, class: fpr64, preferred-register: '' }52 - { id: 2, class: fpr64, preferred-register: '' }53 - { id: 3, class: fpr64, preferred-register: '' }54 - { id: 4, class: fpr64, preferred-register: '' }55 - { id: 5, class: fpr64, preferred-register: '' }56 - { id: 6, class: gpr64common, preferred-register: '' }57 - { id: 7, class: fpr64, preferred-register: '' }58liveins: []59frameInfo:60 isFrameAddressTaken: false61 isReturnAddressTaken: false62 hasStackMap: false63 hasPatchPoint: false64 stackSize: 065 offsetAdjustment: 066 maxAlignment: 167 adjustsStack: false68 hasCalls: false69 stackProtector: ''70 functionContext: ''71 maxCallFrameSize: 072 cvBytesOfCalleeSavedRegisters: 073 hasOpaqueSPAdjustment: false74 hasVAStart: false75 hasMustTailInVarArgFunc: false76 hasTailCall: true77 localFrameSize: 078 savePoint: []79 restorePoint: []80fixedStack: []81stack: []82entry_values: []83callSites: []84debugValueSubstitutions: []85constants: []86machineFunctionInfo: {}87body: |88 ; CHECK-LABEL: name: emit_fneg_with_non_register_operand89 ; CHECK: bb.0.entry:90 ; CHECK-NEXT: successors: %bb.1(0x50000000), %bb.2(0x30000000)91 ; CHECK-NEXT: {{ $}}92 ; CHECK-NEXT: [[LOADgot:%[0-9]+]]:gpr64common = LOADgot target-flags(aarch64-got) @c93 ; CHECK-NEXT: [[LDRDui:%[0-9]+]]:fpr64 = LDRDui [[LOADgot]], 0 :: (dereferenceable load (s64) from @c)94 ; CHECK-NEXT: INLINEASM &"", 1 /* sideeffect attdialect */, 3670026 /* regdef:FPR64 */, def %2, 2147483657 /* reguse tiedto:$0 */, [[LDRDui]](tied-def 3)95 ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr64 = COPY %296 ; CHECK-NEXT: [[LDRDui1:%[0-9]+]]:fpr64 = LDRDui [[LOADgot]], 0 :: (dereferenceable load (s64) from @c)97 ; CHECK-NEXT: INLINEASM &"", 1 /* sideeffect attdialect */, 3670026 /* regdef:FPR64 */, def %4, 2147483657 /* reguse tiedto:$0 */, [[LDRDui1]](tied-def 3)98 ; CHECK-NEXT: [[FNEGDr:%[0-9]+]]:fpr64 = FNEGDr %299 ; CHECK-NEXT: nofpexcept FCMPDrr %4, killed [[FNEGDr]], implicit-def $nzcv, implicit $fpcr100 ; CHECK-NEXT: Bcc 1, %bb.2, implicit $nzcv101 ; CHECK-NEXT: B %bb.1102 ; CHECK-NEXT: {{ $}}103 ; CHECK-NEXT: bb.1.if.then:104 ; CHECK-NEXT: $d0 = COPY [[COPY]]105 ; CHECK-NEXT: TCRETURNdi @b, 0, csr_aarch64_aapcs, implicit $sp, implicit $d0106 ; CHECK-NEXT: {{ $}}107 ; CHECK-NEXT: bb.2.if.end:108 ; CHECK-NEXT: RET_ReallyLR109 bb.0.entry:110 successors: %bb.1(0x50000000), %bb.2(0x30000000)111 112 %6:gpr64common = LOADgot target-flags(aarch64-got) @c113 %3:fpr64 = LDRDui %6, 0 :: (dereferenceable load (s64) from @c)114 INLINEASM &"", 1 /* sideeffect attdialect */, 3670026 /* regdef:FPR64 */, def %2, 2147483657 /* reguse tiedto:$0 */, %3(tied-def 3)115 %0:fpr64 = COPY %2116 %5:fpr64 = LDRDui %6, 0 :: (dereferenceable load (s64) from @c)117 INLINEASM &"", 1 /* sideeffect attdialect */, 3670026 /* regdef:FPR64 */, def %4, 2147483657 /* reguse tiedto:$0 */, %5(tied-def 3)118 %7:fpr64 = FNEGDr %2119 nofpexcept FCMPDrr %4, killed %7, implicit-def $nzcv, implicit $fpcr120 Bcc 1, %bb.2, implicit $nzcv121 B %bb.1122 123 bb.1.if.then:124 $d0 = COPY %0125 TCRETURNdi @b, 0, csr_aarch64_aapcs, implicit $sp, implicit $d0126 127 bb.2.if.end:128 RET_ReallyLR129 130...131