263 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 22; RUN: llc -mtriple=aarch64 -verify-machineinstrs %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-SD,CHECK-SD-NOFP163; RUN: llc -mtriple=aarch64 -mattr=+fullfp16 -verify-machineinstrs %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-SD,CHECK-SD-FP164; RUN: llc -mtriple=aarch64 -global-isel -verify-machineinstrs %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-GI,CHECK-GI-NOFP165; RUN: llc -mtriple=aarch64 -mattr=+fullfp16 -global-isel -verify-machineinstrs %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-GI,CHECK-GI-FP166 7define double @fabs_f64(double %a) {8; CHECK-LABEL: fabs_f64:9; CHECK: // %bb.0: // %entry10; CHECK-NEXT: fneg d0, d011; CHECK-NEXT: ret12entry:13 %c = fneg double %a14 ret double %c15}16 17define float @fabs_f32(float %a) {18; CHECK-LABEL: fabs_f32:19; CHECK: // %bb.0: // %entry20; CHECK-NEXT: fneg s0, s021; CHECK-NEXT: ret22entry:23 %c = fneg float %a24 ret float %c25}26 27define half @fabs_f16(half %a) {28; CHECK-SD-NOFP16-LABEL: fabs_f16:29; CHECK-SD-NOFP16: // %bb.0: // %entry30; CHECK-SD-NOFP16-NEXT: // kill: def $h0 killed $h0 def $s031; CHECK-SD-NOFP16-NEXT: fmov w8, s032; CHECK-SD-NOFP16-NEXT: eor w8, w8, #0x800033; CHECK-SD-NOFP16-NEXT: fmov s0, w834; CHECK-SD-NOFP16-NEXT: // kill: def $h0 killed $h0 killed $s035; CHECK-SD-NOFP16-NEXT: ret36;37; CHECK-SD-FP16-LABEL: fabs_f16:38; CHECK-SD-FP16: // %bb.0: // %entry39; CHECK-SD-FP16-NEXT: fneg h0, h040; CHECK-SD-FP16-NEXT: ret41;42; CHECK-GI-NOFP16-LABEL: fabs_f16:43; CHECK-GI-NOFP16: // %bb.0: // %entry44; CHECK-GI-NOFP16-NEXT: // kill: def $h0 killed $h0 def $s045; CHECK-GI-NOFP16-NEXT: fmov w8, s046; CHECK-GI-NOFP16-NEXT: eor w8, w8, #0xffff800047; CHECK-GI-NOFP16-NEXT: fmov s0, w848; CHECK-GI-NOFP16-NEXT: // kill: def $h0 killed $h0 killed $s049; CHECK-GI-NOFP16-NEXT: ret50;51; CHECK-GI-FP16-LABEL: fabs_f16:52; CHECK-GI-FP16: // %bb.0: // %entry53; CHECK-GI-FP16-NEXT: fneg h0, h054; CHECK-GI-FP16-NEXT: ret55entry:56 %c = fneg half %a57 ret half %c58}59 60define <2 x double> @fabs_v2f64(<2 x double> %a) {61; CHECK-LABEL: fabs_v2f64:62; CHECK: // %bb.0: // %entry63; CHECK-NEXT: fneg v0.2d, v0.2d64; CHECK-NEXT: ret65entry:66 %c = fneg <2 x double> %a67 ret <2 x double> %c68}69 70define <3 x double> @fabs_v3f64(<3 x double> %a) {71; CHECK-SD-LABEL: fabs_v3f64:72; CHECK-SD: // %bb.0: // %entry73; CHECK-SD-NEXT: // kill: def $d0 killed $d0 def $q074; CHECK-SD-NEXT: // kill: def $d1 killed $d1 def $q175; CHECK-SD-NEXT: // kill: def $d2 killed $d2 def $q276; CHECK-SD-NEXT: mov v0.d[1], v1.d[0]77; CHECK-SD-NEXT: fneg v2.2d, v2.2d78; CHECK-SD-NEXT: // kill: def $d2 killed $d2 killed $q279; CHECK-SD-NEXT: fneg v0.2d, v0.2d80; CHECK-SD-NEXT: ext v1.16b, v0.16b, v0.16b, #881; CHECK-SD-NEXT: // kill: def $d0 killed $d0 killed $q082; CHECK-SD-NEXT: // kill: def $d1 killed $d1 killed $q183; CHECK-SD-NEXT: ret84;85; CHECK-GI-LABEL: fabs_v3f64:86; CHECK-GI: // %bb.0: // %entry87; CHECK-GI-NEXT: // kill: def $d0 killed $d0 def $q088; CHECK-GI-NEXT: // kill: def $d1 killed $d1 def $q189; CHECK-GI-NEXT: fneg d2, d290; CHECK-GI-NEXT: mov v0.d[1], v1.d[0]91; CHECK-GI-NEXT: fneg v0.2d, v0.2d92; CHECK-GI-NEXT: mov d1, v0.d[1]93; CHECK-GI-NEXT: // kill: def $d0 killed $d0 killed $q094; CHECK-GI-NEXT: ret95entry:96 %c = fneg <3 x double> %a97 ret <3 x double> %c98}99 100define <4 x double> @fabs_v4f64(<4 x double> %a) {101; CHECK-LABEL: fabs_v4f64:102; CHECK: // %bb.0: // %entry103; CHECK-NEXT: fneg v0.2d, v0.2d104; CHECK-NEXT: fneg v1.2d, v1.2d105; CHECK-NEXT: ret106entry:107 %c = fneg <4 x double> %a108 ret <4 x double> %c109}110 111define <2 x float> @fabs_v2f32(<2 x float> %a) {112; CHECK-LABEL: fabs_v2f32:113; CHECK: // %bb.0: // %entry114; CHECK-NEXT: fneg v0.2s, v0.2s115; CHECK-NEXT: ret116entry:117 %c = fneg <2 x float> %a118 ret <2 x float> %c119}120 121define <3 x float> @fabs_v3f32(<3 x float> %a) {122; CHECK-LABEL: fabs_v3f32:123; CHECK: // %bb.0: // %entry124; CHECK-NEXT: fneg v0.4s, v0.4s125; CHECK-NEXT: ret126entry:127 %c = fneg <3 x float> %a128 ret <3 x float> %c129}130 131define <4 x float> @fabs_v4f32(<4 x float> %a) {132; CHECK-LABEL: fabs_v4f32:133; CHECK: // %bb.0: // %entry134; CHECK-NEXT: fneg v0.4s, v0.4s135; CHECK-NEXT: ret136entry:137 %c = fneg <4 x float> %a138 ret <4 x float> %c139}140 141define <8 x float> @fabs_v8f32(<8 x float> %a) {142; CHECK-LABEL: fabs_v8f32:143; CHECK: // %bb.0: // %entry144; CHECK-NEXT: fneg v0.4s, v0.4s145; CHECK-NEXT: fneg v1.4s, v1.4s146; CHECK-NEXT: ret147entry:148 %c = fneg <8 x float> %a149 ret <8 x float> %c150}151 152define <7 x half> @fabs_v7f16(<7 x half> %a) {153; CHECK-SD-NOFP16-LABEL: fabs_v7f16:154; CHECK-SD-NOFP16: // %bb.0: // %entry155; CHECK-SD-NOFP16-NEXT: movi v1.8h, #128, lsl #8156; CHECK-SD-NOFP16-NEXT: eor v0.16b, v0.16b, v1.16b157; CHECK-SD-NOFP16-NEXT: ret158;159; CHECK-SD-FP16-LABEL: fabs_v7f16:160; CHECK-SD-FP16: // %bb.0: // %entry161; CHECK-SD-FP16-NEXT: fneg v0.8h, v0.8h162; CHECK-SD-FP16-NEXT: ret163;164; CHECK-GI-NOFP16-LABEL: fabs_v7f16:165; CHECK-GI-NOFP16: // %bb.0: // %entry166; CHECK-GI-NOFP16-NEXT: movi v1.8h, #128, lsl #8167; CHECK-GI-NOFP16-NEXT: eor v0.16b, v0.16b, v1.16b168; CHECK-GI-NOFP16-NEXT: ret169;170; CHECK-GI-FP16-LABEL: fabs_v7f16:171; CHECK-GI-FP16: // %bb.0: // %entry172; CHECK-GI-FP16-NEXT: fneg v0.8h, v0.8h173; CHECK-GI-FP16-NEXT: ret174entry:175 %c = fneg <7 x half> %a176 ret <7 x half> %c177}178 179define <4 x half> @fabs_v4f16(<4 x half> %a) {180; CHECK-SD-NOFP16-LABEL: fabs_v4f16:181; CHECK-SD-NOFP16: // %bb.0: // %entry182; CHECK-SD-NOFP16-NEXT: movi v1.4h, #128, lsl #8183; CHECK-SD-NOFP16-NEXT: eor v0.8b, v0.8b, v1.8b184; CHECK-SD-NOFP16-NEXT: ret185;186; CHECK-SD-FP16-LABEL: fabs_v4f16:187; CHECK-SD-FP16: // %bb.0: // %entry188; CHECK-SD-FP16-NEXT: fneg v0.4h, v0.4h189; CHECK-SD-FP16-NEXT: ret190;191; CHECK-GI-NOFP16-LABEL: fabs_v4f16:192; CHECK-GI-NOFP16: // %bb.0: // %entry193; CHECK-GI-NOFP16-NEXT: movi v1.4h, #128, lsl #8194; CHECK-GI-NOFP16-NEXT: eor v0.8b, v0.8b, v1.8b195; CHECK-GI-NOFP16-NEXT: ret196;197; CHECK-GI-FP16-LABEL: fabs_v4f16:198; CHECK-GI-FP16: // %bb.0: // %entry199; CHECK-GI-FP16-NEXT: fneg v0.4h, v0.4h200; CHECK-GI-FP16-NEXT: ret201entry:202 %c = fneg <4 x half> %a203 ret <4 x half> %c204}205 206define <8 x half> @fabs_v8f16(<8 x half> %a) {207; CHECK-SD-NOFP16-LABEL: fabs_v8f16:208; CHECK-SD-NOFP16: // %bb.0: // %entry209; CHECK-SD-NOFP16-NEXT: movi v1.8h, #128, lsl #8210; CHECK-SD-NOFP16-NEXT: eor v0.16b, v0.16b, v1.16b211; CHECK-SD-NOFP16-NEXT: ret212;213; CHECK-SD-FP16-LABEL: fabs_v8f16:214; CHECK-SD-FP16: // %bb.0: // %entry215; CHECK-SD-FP16-NEXT: fneg v0.8h, v0.8h216; CHECK-SD-FP16-NEXT: ret217;218; CHECK-GI-NOFP16-LABEL: fabs_v8f16:219; CHECK-GI-NOFP16: // %bb.0: // %entry220; CHECK-GI-NOFP16-NEXT: movi v1.8h, #128, lsl #8221; CHECK-GI-NOFP16-NEXT: eor v0.16b, v0.16b, v1.16b222; CHECK-GI-NOFP16-NEXT: ret223;224; CHECK-GI-FP16-LABEL: fabs_v8f16:225; CHECK-GI-FP16: // %bb.0: // %entry226; CHECK-GI-FP16-NEXT: fneg v0.8h, v0.8h227; CHECK-GI-FP16-NEXT: ret228entry:229 %c = fneg <8 x half> %a230 ret <8 x half> %c231}232 233define <16 x half> @fabs_v16f16(<16 x half> %a) {234; CHECK-SD-NOFP16-LABEL: fabs_v16f16:235; CHECK-SD-NOFP16: // %bb.0: // %entry236; CHECK-SD-NOFP16-NEXT: movi v2.8h, #128, lsl #8237; CHECK-SD-NOFP16-NEXT: eor v0.16b, v0.16b, v2.16b238; CHECK-SD-NOFP16-NEXT: eor v1.16b, v1.16b, v2.16b239; CHECK-SD-NOFP16-NEXT: ret240;241; CHECK-SD-FP16-LABEL: fabs_v16f16:242; CHECK-SD-FP16: // %bb.0: // %entry243; CHECK-SD-FP16-NEXT: fneg v0.8h, v0.8h244; CHECK-SD-FP16-NEXT: fneg v1.8h, v1.8h245; CHECK-SD-FP16-NEXT: ret246;247; CHECK-GI-NOFP16-LABEL: fabs_v16f16:248; CHECK-GI-NOFP16: // %bb.0: // %entry249; CHECK-GI-NOFP16-NEXT: movi v2.8h, #128, lsl #8250; CHECK-GI-NOFP16-NEXT: eor v0.16b, v0.16b, v2.16b251; CHECK-GI-NOFP16-NEXT: eor v1.16b, v1.16b, v2.16b252; CHECK-GI-NOFP16-NEXT: ret253;254; CHECK-GI-FP16-LABEL: fabs_v16f16:255; CHECK-GI-FP16: // %bb.0: // %entry256; CHECK-GI-FP16-NEXT: fneg v0.8h, v0.8h257; CHECK-GI-FP16-NEXT: fneg v1.8h, v1.8h258; CHECK-GI-FP16-NEXT: ret259entry:260 %c = fneg <16 x half> %a261 ret <16 x half> %c262}263