93 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 42; RUN: llc -mtriple=aarch64-linux-gnu -mattr=+sve < %s | FileCheck --check-prefix CHECK-NO-STRICT-ALIGN %s3; RUN: llc -mtriple=aarch64-linux-gnu -mattr=+sve,+strict-align < %s | FileCheck %s4 5define void @nxv16i8(ptr %ldptr, ptr %stptr) {6; CHECK-NO-STRICT-ALIGN-LABEL: nxv16i8:7; CHECK-NO-STRICT-ALIGN: // %bb.0:8; CHECK-NO-STRICT-ALIGN-NEXT: ldr z0, [x0]9; CHECK-NO-STRICT-ALIGN-NEXT: str z0, [x1]10; CHECK-NO-STRICT-ALIGN-NEXT: ret11;12; CHECK-LABEL: nxv16i8:13; CHECK: // %bb.0:14; CHECK-NEXT: ptrue p0.b15; CHECK-NEXT: ld1b { z0.b }, p0/z, [x0]16; CHECK-NEXT: st1b { z0.b }, p0, [x1]17; CHECK-NEXT: ret18 %l3 = load <vscale x 16 x i8>, ptr %ldptr, align 119 store <vscale x 16 x i8> %l3, ptr %stptr, align 120 ret void21}22 23define void @nxv8i16(ptr %ldptr, ptr %stptr) {24; CHECK-NO-STRICT-ALIGN-LABEL: nxv8i16:25; CHECK-NO-STRICT-ALIGN: // %bb.0:26; CHECK-NO-STRICT-ALIGN-NEXT: ldr z0, [x0]27; CHECK-NO-STRICT-ALIGN-NEXT: str z0, [x1]28; CHECK-NO-STRICT-ALIGN-NEXT: ret29;30; CHECK-LABEL: nxv8i16:31; CHECK: // %bb.0:32; CHECK-NEXT: ptrue p0.h33; CHECK-NEXT: ld1h { z0.h }, p0/z, [x0]34; CHECK-NEXT: st1h { z0.h }, p0, [x1]35; CHECK-NEXT: ret36 %l3 = load <vscale x 8 x i16>, ptr %ldptr, align 237 store <vscale x 8 x i16> %l3, ptr %stptr, align 238 ret void39}40 41define void @nxv4i32(ptr %ldptr, ptr %stptr) {42; CHECK-NO-STRICT-ALIGN-LABEL: nxv4i32:43; CHECK-NO-STRICT-ALIGN: // %bb.0:44; CHECK-NO-STRICT-ALIGN-NEXT: ldr z0, [x0]45; CHECK-NO-STRICT-ALIGN-NEXT: str z0, [x1]46; CHECK-NO-STRICT-ALIGN-NEXT: ret47;48; CHECK-LABEL: nxv4i32:49; CHECK: // %bb.0:50; CHECK-NEXT: ptrue p0.s51; CHECK-NEXT: ld1w { z0.s }, p0/z, [x0]52; CHECK-NEXT: st1w { z0.s }, p0, [x1]53; CHECK-NEXT: ret54 %l3 = load <vscale x 4 x i32>, ptr %ldptr, align 455 store <vscale x 4 x i32> %l3, ptr %stptr, align 456 ret void57}58 59define void @nxv2i64(ptr %ldptr, ptr %stptr) {60; CHECK-NO-STRICT-ALIGN-LABEL: nxv2i64:61; CHECK-NO-STRICT-ALIGN: // %bb.0:62; CHECK-NO-STRICT-ALIGN-NEXT: ldr z0, [x0]63; CHECK-NO-STRICT-ALIGN-NEXT: str z0, [x1]64; CHECK-NO-STRICT-ALIGN-NEXT: ret65;66; CHECK-LABEL: nxv2i64:67; CHECK: // %bb.0:68; CHECK-NEXT: ptrue p0.d69; CHECK-NEXT: ld1d { z0.d }, p0/z, [x0]70; CHECK-NEXT: st1d { z0.d }, p0, [x1]71; CHECK-NEXT: ret72 %l3 = load <vscale x 2 x i64>, ptr %ldptr, align 873 store <vscale x 2 x i64> %l3, ptr %stptr, align 874 ret void75}76 77define void @nxv16i1(ptr %ldptr, ptr %stptr) {78; CHECK-NO-STRICT-ALIGN-LABEL: nxv16i1:79; CHECK-NO-STRICT-ALIGN: // %bb.0:80; CHECK-NO-STRICT-ALIGN-NEXT: ldr p0, [x0]81; CHECK-NO-STRICT-ALIGN-NEXT: str p0, [x1]82; CHECK-NO-STRICT-ALIGN-NEXT: ret83;84; CHECK-LABEL: nxv16i1:85; CHECK: // %bb.0:86; CHECK-NEXT: ldr p0, [x0]87; CHECK-NEXT: str p0, [x1]88; CHECK-NEXT: ret89 %l3 = load <vscale x 16 x i1>, ptr %ldptr, align 290 store <vscale x 16 x i1> %l3, ptr %stptr, align 291 ret void92}93