98 lines · plain
1# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py2# RUN: llc -O0 -mtriple=amdgcn-mesa-mesa3d -mcpu=tahiti -run-pass=legalizer %s -o - | FileCheck %s3 4---5name: test_sext_trunc_v2s32_to_v2s16_to_v2s326body: |7 bb.0:8 liveins: $vgpr0_vgpr19 10 ; CHECK-LABEL: name: test_sext_trunc_v2s32_to_v2s16_to_v2s3211 ; CHECK: liveins: $vgpr0_vgpr112 ; CHECK-NEXT: {{ $}}13 ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(<2 x s32>) = COPY $vgpr0_vgpr114 ; CHECK-NEXT: [[UV:%[0-9]+]]:_(s32), [[UV1:%[0-9]+]]:_(s32) = G_UNMERGE_VALUES [[COPY]](<2 x s32>)15 ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:_(s32) = G_SEXT_INREG [[UV]], 1616 ; CHECK-NEXT: [[SEXT_INREG1:%[0-9]+]]:_(s32) = G_SEXT_INREG [[UV1]], 1617 ; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x s32>) = G_BUILD_VECTOR [[SEXT_INREG]](s32), [[SEXT_INREG1]](s32)18 ; CHECK-NEXT: $vgpr0_vgpr1 = COPY [[BUILD_VECTOR]](<2 x s32>)19 %0:_(<2 x s32>) = COPY $vgpr0_vgpr120 %1:_(<2 x s16>) = G_TRUNC %021 %2:_(<2 x s32>) = G_SEXT %122 $vgpr0_vgpr1 = COPY %223...24 25---26name: test_sext_trunc_v2s32_to_v2s16_to_v2s6427body: |28 bb.0:29 liveins: $vgpr0_vgpr130 31 ; CHECK-LABEL: name: test_sext_trunc_v2s32_to_v2s16_to_v2s6432 ; CHECK: liveins: $vgpr0_vgpr133 ; CHECK-NEXT: {{ $}}34 ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(<2 x s32>) = COPY $vgpr0_vgpr135 ; CHECK-NEXT: [[UV:%[0-9]+]]:_(s32), [[UV1:%[0-9]+]]:_(s32) = G_UNMERGE_VALUES [[COPY]](<2 x s32>)36 ; CHECK-NEXT: [[ANYEXT:%[0-9]+]]:_(s64) = G_ANYEXT [[UV]](s32)37 ; CHECK-NEXT: [[ANYEXT1:%[0-9]+]]:_(s64) = G_ANYEXT [[UV1]](s32)38 ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:_(s64) = G_SEXT_INREG [[ANYEXT]], 1639 ; CHECK-NEXT: [[SEXT_INREG1:%[0-9]+]]:_(s64) = G_SEXT_INREG [[ANYEXT1]], 1640 ; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x s64>) = G_BUILD_VECTOR [[SEXT_INREG]](s64), [[SEXT_INREG1]](s64)41 ; CHECK-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<2 x s64>)42 %0:_(<2 x s32>) = COPY $vgpr0_vgpr143 %1:_(<2 x s16>) = G_TRUNC %044 %2:_(<2 x s64>) = G_SEXT %145 $vgpr0_vgpr1_vgpr2_vgpr3 = COPY %246...47 48---49name: test_sext_trunc_v2s32_to_v2s8_to_v2s1650body: |51 bb.0:52 liveins: $vgpr0_vgpr153 54 ; The G_SEXT_INREG doesn't lower here because G_TRUNC is both illegal and55 ; unable to legalize. This prevents further legalization.56 ; CHECK-LABEL: name: test_sext_trunc_v2s32_to_v2s8_to_v2s1657 ; CHECK: liveins: $vgpr0_vgpr158 ; CHECK-NEXT: {{ $}}59 ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(<2 x s32>) = COPY $vgpr0_vgpr160 ; CHECK-NEXT: [[UV:%[0-9]+]]:_(s32), [[UV1:%[0-9]+]]:_(s32) = G_UNMERGE_VALUES [[COPY]](<2 x s32>)61 ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:_(s32) = G_SEXT_INREG [[UV]], 862 ; CHECK-NEXT: [[SEXT_INREG1:%[0-9]+]]:_(s32) = G_SEXT_INREG [[UV1]], 863 ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 6553564 ; CHECK-NEXT: [[AND:%[0-9]+]]:_(s32) = G_AND [[SEXT_INREG]], [[C]]65 ; CHECK-NEXT: [[AND1:%[0-9]+]]:_(s32) = G_AND [[SEXT_INREG1]], [[C]]66 ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 1667 ; CHECK-NEXT: [[SHL:%[0-9]+]]:_(s32) = G_SHL [[AND1]], [[C1]](s32)68 ; CHECK-NEXT: [[OR:%[0-9]+]]:_(s32) = G_OR [[AND]], [[SHL]]69 ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:_(<2 x s16>) = G_BITCAST [[OR]](s32)70 ; CHECK-NEXT: $vgpr0 = COPY [[BITCAST]](<2 x s16>)71 %0:_(<2 x s32>) = COPY $vgpr0_vgpr172 %1:_(<2 x s8>) = G_TRUNC %073 %2:_(<2 x s16>) = G_SEXT %174 $vgpr0 = COPY %275...76 77---78name: test_sext_trunc_v3s32_to_v3s16_to_v3s3279body: |80 bb.0:81 liveins: $vgpr0_vgpr1_vgpr282 83 ; CHECK-LABEL: name: test_sext_trunc_v3s32_to_v3s16_to_v3s3284 ; CHECK: liveins: $vgpr0_vgpr1_vgpr285 ; CHECK-NEXT: {{ $}}86 ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(<3 x s32>) = COPY $vgpr0_vgpr1_vgpr287 ; CHECK-NEXT: [[UV:%[0-9]+]]:_(s32), [[UV1:%[0-9]+]]:_(s32), [[UV2:%[0-9]+]]:_(s32) = G_UNMERGE_VALUES [[COPY]](<3 x s32>)88 ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:_(s32) = G_SEXT_INREG [[UV]], 1689 ; CHECK-NEXT: [[SEXT_INREG1:%[0-9]+]]:_(s32) = G_SEXT_INREG [[UV1]], 1690 ; CHECK-NEXT: [[SEXT_INREG2:%[0-9]+]]:_(s32) = G_SEXT_INREG [[UV2]], 1691 ; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:_(<3 x s32>) = G_BUILD_VECTOR [[SEXT_INREG]](s32), [[SEXT_INREG1]](s32), [[SEXT_INREG2]](s32)92 ; CHECK-NEXT: $vgpr0_vgpr1_vgpr2 = COPY [[BUILD_VECTOR]](<3 x s32>)93 %0:_(<3 x s32>) = COPY $vgpr0_vgpr1_vgpr294 %1:_(<3 x s16>) = G_TRUNC %095 %2:_(<3 x s32>) = G_SEXT %196 $vgpr0_vgpr1_vgpr2 = COPY %297...98