59 lines · plain
1# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py2# RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=bonaire -O0 -run-pass=legalizer %s -o - | FileCheck -check-prefix=CI %s3 4---5name: test_load_constant32bit_s32_align16body: |7 bb.0:8 liveins: $vgpr09 10 ; CI-LABEL: name: test_load_constant32bit_s32_align111 ; CI: liveins: $vgpr012 ; CI-NEXT: {{ $}}13 ; CI-NEXT: [[COPY:%[0-9]+]]:_(p6) = COPY $vgpr014 ; CI-NEXT: [[PTRTOINT:%[0-9]+]]:_(s32) = G_PTRTOINT [[COPY]](p6)15 ; CI-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 016 ; CI-NEXT: [[MV:%[0-9]+]]:_(p4) = G_MERGE_VALUES [[PTRTOINT]](s32), [[C]](s32)17 ; CI-NEXT: [[ZEXTLOAD:%[0-9]+]]:_(s32) = G_ZEXTLOAD [[MV]](p4) :: (load (s8), addrspace 6)18 ; CI-NEXT: [[C1:%[0-9]+]]:_(s64) = G_CONSTANT i64 119 ; CI-NEXT: [[PTR_ADD:%[0-9]+]]:_(p4) = nuw inbounds G_PTR_ADD [[MV]], [[C1]](s64)20 ; CI-NEXT: [[ZEXTLOAD1:%[0-9]+]]:_(s32) = G_ZEXTLOAD [[PTR_ADD]](p4) :: (load (s8) from unknown-address + 1, addrspace 6)21 ; CI-NEXT: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 822 ; CI-NEXT: [[SHL:%[0-9]+]]:_(s32) = G_SHL [[ZEXTLOAD1]], [[C2]](s32)23 ; CI-NEXT: [[OR:%[0-9]+]]:_(s32) = G_OR [[SHL]], [[ZEXTLOAD]]24 ; CI-NEXT: [[C3:%[0-9]+]]:_(s64) = G_CONSTANT i64 225 ; CI-NEXT: [[PTR_ADD1:%[0-9]+]]:_(p4) = nuw inbounds G_PTR_ADD [[MV]], [[C3]](s64)26 ; CI-NEXT: [[ZEXTLOAD2:%[0-9]+]]:_(s32) = G_ZEXTLOAD [[PTR_ADD1]](p4) :: (load (s8) from unknown-address + 2, addrspace 6)27 ; CI-NEXT: [[PTR_ADD2:%[0-9]+]]:_(p4) = nuw inbounds G_PTR_ADD [[PTR_ADD1]], [[C1]](s64)28 ; CI-NEXT: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[PTR_ADD2]](p4) :: (load (s8) from unknown-address + 3, addrspace 6)29 ; CI-NEXT: [[SHL1:%[0-9]+]]:_(s32) = G_SHL [[LOAD]], [[C2]](s32)30 ; CI-NEXT: [[OR1:%[0-9]+]]:_(s32) = G_OR [[SHL1]], [[ZEXTLOAD2]]31 ; CI-NEXT: [[C4:%[0-9]+]]:_(s32) = G_CONSTANT i32 1632 ; CI-NEXT: [[SHL2:%[0-9]+]]:_(s32) = G_SHL [[OR1]], [[C4]](s32)33 ; CI-NEXT: [[OR2:%[0-9]+]]:_(s32) = G_OR [[SHL2]], [[OR]]34 ; CI-NEXT: $vgpr0 = COPY [[OR2]](s32)35 %0:_(p6) = COPY $vgpr036 %1:_(s32) = G_LOAD %0 :: (load (s32), align 1, addrspace 6)37 $vgpr0 = COPY %138...39 40---41name: test_load_constant32bit_s32_align442body: |43 bb.0:44 liveins: $vgpr045 46 ; CI-LABEL: name: test_load_constant32bit_s32_align447 ; CI: liveins: $vgpr048 ; CI-NEXT: {{ $}}49 ; CI-NEXT: [[COPY:%[0-9]+]]:_(p6) = COPY $vgpr050 ; CI-NEXT: [[PTRTOINT:%[0-9]+]]:_(s32) = G_PTRTOINT [[COPY]](p6)51 ; CI-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 052 ; CI-NEXT: [[MV:%[0-9]+]]:_(p4) = G_MERGE_VALUES [[PTRTOINT]](s32), [[C]](s32)53 ; CI-NEXT: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[MV]](p4) :: (load (s32), addrspace 6)54 ; CI-NEXT: $vgpr0 = COPY [[LOAD]](s32)55 %0:_(p6) = COPY $vgpr056 %1:_(s32) = G_LOAD %0 :: (load (s32), align 4, addrspace 6)57 $vgpr0 = COPY %158...59