99 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 52; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx90a -O0 -global-isel=true %s -o - | FileCheck %s3 4define void @test(ptr %p) {5; CHECK-LABEL: test:6; CHECK: ; %bb.0:7; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)8; CHECK-NEXT: v_mov_b32_e32 v2, v19; CHECK-NEXT: ; kill: def $vgpr0 killed $vgpr0 def $vgpr0_vgpr1 killed $exec10; CHECK-NEXT: v_mov_b32_e32 v1, v211; CHECK-NEXT: s_mov_b32 s5, 1612; CHECK-NEXT: s_mov_b32 s6, 013; CHECK-NEXT: v_mov_b32_e32 v2, s614; CHECK-NEXT: v_cvt_f32_ubyte0_e64 v2, v215; CHECK-NEXT: v_rcp_iflag_f32_e64 v2, v216; CHECK-NEXT: s_mov_b32 s4, 0x4f7ffffe17; CHECK-NEXT: v_mov_b32_e32 v3, s418; CHECK-NEXT: v_mul_f32_e64 v2, v2, v319; CHECK-NEXT: v_cvt_u32_f32_e64 v2, v220; CHECK-NEXT: s_mov_b32 s7, 021; CHECK-NEXT: v_mov_b32_e32 v3, s722; CHECK-NEXT: v_mul_hi_u32 v3, v2, v323; CHECK-NEXT: v_add_u32_e64 v2, v2, v324; CHECK-NEXT: v_mov_b32_e32 v3, s525; CHECK-NEXT: v_mul_hi_u32 v2, v2, v326; CHECK-NEXT: s_mov_b32 s7, 227; CHECK-NEXT: v_mov_b32_e32 v3, s728; CHECK-NEXT: v_add_u32_e64 v2, v2, v329; CHECK-NEXT: v_mov_b32_e32 v3, s630; CHECK-NEXT: v_cvt_f32_ubyte0_e64 v3, v331; CHECK-NEXT: v_rcp_iflag_f32_e64 v3, v332; CHECK-NEXT: v_mov_b32_e32 v4, s433; CHECK-NEXT: v_mul_f32_e64 v3, v3, v434; CHECK-NEXT: v_cvt_u32_f32_e64 v3, v335; CHECK-NEXT: s_mov_b32 s7, 036; CHECK-NEXT: v_mov_b32_e32 v4, s737; CHECK-NEXT: v_mul_hi_u32 v4, v3, v438; CHECK-NEXT: v_add_u32_e64 v3, v3, v439; CHECK-NEXT: v_mov_b32_e32 v4, s540; CHECK-NEXT: v_mul_hi_u32 v3, v3, v441; CHECK-NEXT: s_mov_b32 s7, 242; CHECK-NEXT: v_mov_b32_e32 v4, s743; CHECK-NEXT: v_add_u32_e64 v6, v3, v444; CHECK-NEXT: v_mov_b32_e32 v3, s645; CHECK-NEXT: v_cvt_f32_ubyte0_e64 v3, v346; CHECK-NEXT: v_rcp_iflag_f32_e64 v3, v347; CHECK-NEXT: v_mov_b32_e32 v4, s448; CHECK-NEXT: v_mul_f32_e64 v3, v3, v449; CHECK-NEXT: v_cvt_u32_f32_e64 v3, v350; CHECK-NEXT: s_mov_b32 s7, 051; CHECK-NEXT: v_mov_b32_e32 v4, s752; CHECK-NEXT: v_mul_hi_u32 v4, v3, v453; CHECK-NEXT: v_add_u32_e64 v3, v3, v454; CHECK-NEXT: v_mov_b32_e32 v4, s555; CHECK-NEXT: v_mul_hi_u32 v3, v3, v456; CHECK-NEXT: s_mov_b32 s7, 257; CHECK-NEXT: v_mov_b32_e32 v4, s758; CHECK-NEXT: v_add_u32_e64 v3, v3, v459; CHECK-NEXT: v_mov_b32_e32 v4, s660; CHECK-NEXT: v_cvt_f32_ubyte0_e64 v4, v461; CHECK-NEXT: v_rcp_iflag_f32_e64 v4, v462; CHECK-NEXT: v_mov_b32_e32 v5, s463; CHECK-NEXT: v_mul_f32_e64 v4, v4, v564; CHECK-NEXT: v_cvt_u32_f32_e64 v4, v465; CHECK-NEXT: s_mov_b32 s4, 066; CHECK-NEXT: v_mov_b32_e32 v5, s467; CHECK-NEXT: v_mul_hi_u32 v5, v4, v568; CHECK-NEXT: v_add_u32_e64 v4, v4, v569; CHECK-NEXT: v_mov_b32_e32 v5, s570; CHECK-NEXT: v_mul_hi_u32 v4, v4, v571; CHECK-NEXT: s_mov_b32 s4, 272; CHECK-NEXT: v_mov_b32_e32 v5, s473; CHECK-NEXT: v_add_u32_e64 v4, v4, v574; CHECK-NEXT: s_mov_b32 s4, 0xff75; CHECK-NEXT: v_mov_b32_e32 v5, s476; CHECK-NEXT: v_mov_b32_e32 v7, s477; CHECK-NEXT: v_and_b32_e64 v7, v6, v778; CHECK-NEXT: s_mov_b32 s6, 879; CHECK-NEXT: v_mov_b32_e32 v6, s680; CHECK-NEXT: v_lshlrev_b32_e64 v6, v6, v781; CHECK-NEXT: v_and_or_b32 v2, v2, v5, v682; CHECK-NEXT: v_mov_b32_e32 v5, s483; CHECK-NEXT: v_and_b32_e64 v5, v3, v584; CHECK-NEXT: v_mov_b32_e32 v3, s585; CHECK-NEXT: v_lshlrev_b32_e64 v3, v3, v586; CHECK-NEXT: v_mov_b32_e32 v5, s487; CHECK-NEXT: v_and_b32_e64 v5, v4, v588; CHECK-NEXT: s_mov_b32 s4, 2489; CHECK-NEXT: v_mov_b32_e32 v4, s490; CHECK-NEXT: v_lshlrev_b32_e64 v4, v4, v591; CHECK-NEXT: v_or3_b32 v2, v2, v3, v492; CHECK-NEXT: flat_store_dword v[0:1], v293; CHECK-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)94; CHECK-NEXT: s_setpc_b64 s[30:31]95 %B = udiv <4 x i8> splat (i8 16), zeroinitializer96 store <4 x i8> %B, ptr %p, align 497 ret void98}99