29 lines · plain
1# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py2# RUN: llc -mtriple=amdgcn-amd-mesa3d -mcpu=gfx1010 -run-pass=amdgpu-regbank-combiner -verify-machineinstrs %s -o - | FileCheck %s3 4---5name: replaceRegWith_requires_copy6tracksRegLiveness: true7body: |8 bb.0:9 liveins: $sgpr0, $vgpr0_vgpr110 11 ; CHECK-LABEL: name: replaceRegWith_requires_copy12 ; CHECK: liveins: $sgpr0, $vgpr0_vgpr113 ; CHECK-NEXT: {{ $}}14 ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(p1) = COPY $vgpr0_vgpr115 ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(s32) = COPY $sgpr016 ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(s32) = G_CONSTANT i32 117 ; CHECK-NEXT: [[ICMP:%[0-9]+]]:sreg_32(s32) = G_ICMP intpred(ne), [[COPY1]](s32), [[C]]18 ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sgpr(s32) = COPY [[ICMP]](s32)19 ; CHECK-NEXT: G_STORE [[COPY2]](s32), [[COPY]](p1) :: (store (s32), addrspace 1)20 ; CHECK-NEXT: S_ENDPGM 021 %0:sgpr(p1) = COPY $vgpr0_vgpr122 %1:sgpr(s32) = COPY $sgpr023 %2:sgpr(s32) = G_CONSTANT i32 124 %3:sreg_32(s32) = G_ICMP intpred(ne), %1, %225 %4:sgpr(s32) = G_AND %3, %226 G_STORE %4(s32), %0(p1) :: (store (s32), addrspace 1)27 S_ENDPGM 028...29