68 lines · plain
1# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py2# RUN: llc -mtriple=amdgcn -mcpu=fiji -run-pass=regbankselect -regbankselect-fast -verify-machineinstrs -o - %s | FileCheck %s3# RUN: llc -mtriple=amdgcn -mcpu=fiji -run-pass=regbankselect -regbankselect-greedy -verify-machineinstrs -o - %s | FileCheck %s4 5---6name: ballot_sgpr_src7legalized: true8tracksRegLiveness: true9body: |10 bb.0:11 liveins: $sgpr012 ; CHECK-LABEL: name: ballot_sgpr_src13 ; CHECK: liveins: $sgpr014 ; CHECK-NEXT: {{ $}}15 ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(s32) = COPY $sgpr016 ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:sgpr(s1) = G_TRUNC [[COPY]](s32)17 ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vcc(s1) = COPY [[TRUNC]](s1)18 ; CHECK-NEXT: [[INT:%[0-9]+]]:sgpr(s64) = G_INTRINSIC_CONVERGENT intrinsic(@llvm.amdgcn.ballot), [[COPY1]](s1)19 ; CHECK-NEXT: S_ENDPGM 0, implicit [[INT]](s64)20 %0:_(s32) = COPY $sgpr021 %1:_(s1) = G_TRUNC %022 %2:_(s64) = G_INTRINSIC_CONVERGENT intrinsic(@llvm.amdgcn.ballot), %123 S_ENDPGM 0, implicit %224...25 26---27name: ballot_vgpr_src28legalized: true29tracksRegLiveness: true30body: |31 bb.0:32 liveins: $vgpr033 ; CHECK-LABEL: name: ballot_vgpr_src34 ; CHECK: liveins: $vgpr035 ; CHECK-NEXT: {{ $}}36 ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(s32) = COPY $vgpr037 ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:vgpr(s1) = G_TRUNC [[COPY]](s32)38 ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vcc(s1) = COPY [[TRUNC]](s1)39 ; CHECK-NEXT: [[INT:%[0-9]+]]:sgpr(s64) = G_INTRINSIC_CONVERGENT intrinsic(@llvm.amdgcn.ballot), [[COPY1]](s1)40 ; CHECK-NEXT: S_ENDPGM 0, implicit [[INT]](s64)41 %0:_(s32) = COPY $vgpr042 %1:_(s1) = G_TRUNC %043 %2:_(s64) = G_INTRINSIC_CONVERGENT intrinsic(@llvm.amdgcn.ballot), %144 S_ENDPGM 0, implicit %245...46 47---48name: ballot_vcc_src49legalized: true50tracksRegLiveness: true51body: |52 bb.0:53 liveins: $vgpr0, $vgpr154 ; CHECK-LABEL: name: ballot_vcc_src55 ; CHECK: liveins: $vgpr0, $vgpr156 ; CHECK-NEXT: {{ $}}57 ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(s32) = COPY $vgpr058 ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(s32) = COPY $vgpr159 ; CHECK-NEXT: [[ICMP:%[0-9]+]]:vcc(s1) = G_ICMP intpred(eq), [[COPY]](s32), [[COPY1]]60 ; CHECK-NEXT: [[INT:%[0-9]+]]:sgpr(s64) = G_INTRINSIC_CONVERGENT intrinsic(@llvm.amdgcn.ballot), [[ICMP]](s1)61 ; CHECK-NEXT: S_ENDPGM 0, implicit [[INT]](s64)62 %0:_(s32) = COPY $vgpr063 %1:_(s32) = COPY $vgpr164 %2:_(s1) = G_ICMP intpred(eq), %0, %165 %3:_(s64) = G_INTRINSIC_CONVERGENT intrinsic(@llvm.amdgcn.ballot), %266 S_ENDPGM 0, implicit %367...68