52 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: llc -mtriple=amdgcn -mcpu=gfx908 < %s | FileCheck -enable-var-scope -check-prefixes=GFX908 %s3 4; Make sure there are no v_accvgpr_read_b32 copying back and forth5; between AGPR and VGPR.6define amdgpu_kernel void @remat_constant_voids_spill(ptr addrspace(1) %p) #1 {7; GFX908-LABEL: remat_constant_voids_spill:8; GFX908: ; %bb.0:9; GFX908-NEXT: v_accvgpr_write_b32 a0, 110; GFX908-NEXT: v_accvgpr_write_b32 a1, 211; GFX908-NEXT: v_accvgpr_write_b32 a2, 312; GFX908-NEXT: v_accvgpr_write_b32 a3, 413; GFX908-NEXT: ;;#ASMSTART14; GFX908-NEXT: ;;#ASMEND15; GFX908-NEXT: v_accvgpr_write_b32 a0, 516; GFX908-NEXT: v_accvgpr_write_b32 a1, 617; GFX908-NEXT: v_accvgpr_write_b32 a2, 718; GFX908-NEXT: v_accvgpr_write_b32 a3, 819; GFX908-NEXT: v_accvgpr_write_b32 a4, 920; GFX908-NEXT: ;;#ASMSTART21; GFX908-NEXT: ;;#ASMEND22; GFX908-NEXT: s_endpgm23 call void asm sideeffect "", "a,a,a,a"(i32 1, i32 2, i32 3, i32 4)24 call void asm sideeffect "", "a,a,a,a,a"(i32 5, i32 6, i32 7, i32 8, i32 9)25 ret void26}27 28define void @remat_regcopy_avoids_spill(i32 %v0, i32 %v1, i32 %v2, i32 %v3, i32 %v4, i32 %v5, i32 %v6, i32 %v7, i32 %v8, i32 %v9, i32 %v10) #1 {29; GFX908-LABEL: remat_regcopy_avoids_spill:30; GFX908: ; %bb.0:31; GFX908-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)32; GFX908-NEXT: v_accvgpr_write_b32 a2, v033; GFX908-NEXT: v_accvgpr_write_b32 a3, v134; GFX908-NEXT: v_accvgpr_write_b32 a4, v235; GFX908-NEXT: v_accvgpr_write_b32 a0, v736; GFX908-NEXT: v_accvgpr_write_b32 a1, v837; GFX908-NEXT: v_accvgpr_write_b32 a5, v338; GFX908-NEXT: ;;#ASMSTART39; GFX908-NEXT: ;;#ASMEND40; GFX908-NEXT: v_accvgpr_write_b32 a2, v441; GFX908-NEXT: v_accvgpr_write_b32 a3, v542; GFX908-NEXT: v_accvgpr_write_b32 a4, v643; GFX908-NEXT: ;;#ASMSTART44; GFX908-NEXT: ;;#ASMEND45; GFX908-NEXT: s_setpc_b64 s[30:31]46 call void asm sideeffect "", "a,a,a,a"(i32 %v0, i32 %v1, i32 %v2, i32 %v3)47 call void asm sideeffect "", "a,a,a,a,a"(i32 %v4, i32 %v5, i32 %v6, i32 %v7, i32 %v8)48 ret void49}50 51attributes #1 = { nounwind "amdgpu-num-vgpr"="8" }52