73 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 52; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=amdgpu-late-codegenprepare %s | FileCheck %s3 4; This crashed because the PHI with a splat was rejected, but then we marked the PHI5; as visited and tried to convert one of its user afterwards.6 7define amdgpu_kernel void @widget(ptr %arg, ptr %arg1, ptr %arg2) {8; CHECK-LABEL: define amdgpu_kernel void @widget(9; CHECK-SAME: ptr [[ARG:%.*]], ptr [[ARG1:%.*]], ptr [[ARG2:%.*]]) {10; CHECK-NEXT: [[BB:.*]]:11; CHECK-NEXT: [[TMP0:%.*]] = load i32, ptr [[ARG]], align 412; CHECK-NEXT: [[TMP1:%.*]] = trunc i32 [[TMP0]] to i113; CHECK-NEXT: [[ARG1_LOAD:%.*]] = load <4 x i8>, ptr [[ARG1]], align 414; CHECK-NEXT: [[ARG2_LOAD:%.*]] = load i64, ptr [[ARG2]], align 415; CHECK-NEXT: br label %[[BB_1:.*]]16; CHECK: [[BB_1]]:17; CHECK-NEXT: [[PHI:%.*]] = phi ptr [ null, %[[BB]] ], [ [[ARG1]], %[[BB_6:.*]] ]18; CHECK-NEXT: [[PHI4:%.*]] = phi <4 x i8> [ splat (i8 1), %[[BB]] ], [ [[PHI15:%.*]], %[[BB_6]] ]19; CHECK-NEXT: br i1 [[TMP1]], label %[[BB_2:.*]], label %[[BB_6]]20; CHECK: [[BB_2]]:21; CHECK-NEXT: [[PHI7:%.*]] = phi <4 x i8> [ [[PHI13:%.*]], %[[BB_5:.*]] ], [ [[PHI4]], %[[BB_1]] ]22; CHECK-NEXT: br i1 [[TMP1]], label %[[BB_4:.*]], label %[[BB_5]]23; CHECK: [[BB_3:.*]]:24; CHECK-NEXT: br i1 [[TMP1]], label %[[BB_4]], label %[[BB_EXIT:.*]]25; CHECK: [[BB_4]]:26; CHECK-NEXT: [[PHI11:%.*]] = phi <4 x i8> [ [[PHI7]], %[[BB_3]] ], [ zeroinitializer, %[[BB_2]] ]27; CHECK-NEXT: store <4 x i8> [[PHI11]], ptr [[PHI]], align 128; CHECK-NEXT: br label %[[BB_5]]29; CHECK: [[BB_5]]:30; CHECK-NEXT: [[PHI13]] = phi <4 x i8> [ zeroinitializer, %[[BB_4]] ], [ [[PHI7]], %[[BB_2]] ]31; CHECK-NEXT: br i1 [[TMP1]], label %[[BB_2]], label %[[BB_6]]32; CHECK: [[BB_6]]:33; CHECK-NEXT: [[PHI15]] = phi <4 x i8> [ [[ARG1_LOAD]], %[[BB_1]] ], [ zeroinitializer, %[[BB_5]] ]34; CHECK-NEXT: br label %[[BB_1]]35; CHECK: [[BB_EXIT]]:36; CHECK-NEXT: ret void37;38bb:39 %ld = load i32, ptr %arg, align 440 %ld.trunc = trunc i32 %ld to i141 %arg1.load = load <4 x i8>, ptr %arg1, align 442 %arg2.load = load i64, ptr %arg2, align 443 br label %bb.144 45bb.1:46 %phi = phi ptr [ null, %bb ], [ %arg1, %bb.6 ]47 %phi4 = phi <4 x i8> [ splat (i8 1), %bb ], [ %phi15, %bb.6 ]48 br i1 %ld.trunc, label %bb.2, label %bb.649 50bb.2:51 %phi7 = phi <4 x i8> [ %phi13, %bb.5 ], [ %phi4, %bb.1 ]52 br i1 %ld.trunc, label %bb.4, label %bb.553 54bb.3:55 br i1 %ld.trunc, label %bb.4, label %bb.exit56 57bb.4:58 %phi11 = phi <4 x i8> [ %phi7, %bb.3 ], [ zeroinitializer, %bb.2 ]59 store <4 x i8> %phi11, ptr %phi, align 160 br label %bb.561 62bb.5:63 %phi13 = phi <4 x i8> [ zeroinitializer, %bb.4 ], [ %phi7, %bb.2 ]64 br i1 %ld.trunc, label %bb.2, label %bb.665 66bb.6:67 %phi15 = phi <4 x i8> [ %arg1.load, %bb.1 ], [ zeroinitializer, %bb.5 ]68 br label %bb.169 70bb.exit:71 ret void72}73