128 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --check-globals all --version 52; RUN: opt < %s -passes=amdgpu-sw-lower-lds -S -amdgpu-asan-instrument-lds=false -mtriple=amdgcn-amd-amdhsa | FileCheck %s3 4; Test to check if static LDS accesses in kernels without sanitize_address attribute are lowered if5; other kernels in module have sanitize_address attribute.6@lds_1 = internal addrspace(3) global [1 x i8] poison, align 47@lds_2 = internal addrspace(3) global [1 x i32] poison, align 88 9define amdgpu_kernel void @k0() sanitize_address {10; CHECK-LABEL: define amdgpu_kernel void @k0(11; CHECK-SAME: ) #[[ATTR0:[0-9]+]] {12; CHECK-NEXT: [[WID:.*]]:13; CHECK-NEXT: [[TMP0:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()14; CHECK-NEXT: [[TMP1:%.*]] = call i32 @llvm.amdgcn.workitem.id.y()15; CHECK-NEXT: [[TMP2:%.*]] = call i32 @llvm.amdgcn.workitem.id.z()16; CHECK-NEXT: [[TMP3:%.*]] = or i32 [[TMP0]], [[TMP1]]17; CHECK-NEXT: [[TMP4:%.*]] = or i32 [[TMP3]], [[TMP2]]18; CHECK-NEXT: [[TMP5:%.*]] = icmp eq i32 [[TMP4]], 019; CHECK-NEXT: br i1 [[TMP5]], label %[[MALLOC:.*]], label %[[BB20:.*]]20; CHECK: [[MALLOC]]:21; CHECK-NEXT: [[TMP6:%.*]] = load i32, ptr addrspace(1) getelementptr inbounds ([[LLVM_AMDGCN_SW_LDS_K0_MD_TYPE:%.*]], ptr addrspace(1) @llvm.amdgcn.sw.lds.k0.md, i32 0, i32 2, i32 0), align 422; CHECK-NEXT: [[TMP7:%.*]] = load i32, ptr addrspace(1) getelementptr inbounds ([[LLVM_AMDGCN_SW_LDS_K0_MD_TYPE]], ptr addrspace(1) @llvm.amdgcn.sw.lds.k0.md, i32 0, i32 2, i32 2), align 423; CHECK-NEXT: [[TMP8:%.*]] = add i32 [[TMP6]], [[TMP7]]24; CHECK-NEXT: [[TMP9:%.*]] = zext i32 [[TMP8]] to i6425; CHECK-NEXT: [[TMP10:%.*]] = call ptr @llvm.returnaddress(i32 0)26; CHECK-NEXT: [[TMP11:%.*]] = ptrtoint ptr [[TMP10]] to i6427; CHECK-NEXT: [[TMP12:%.*]] = call i64 @__asan_malloc_impl(i64 [[TMP9]], i64 [[TMP11]])28; CHECK-NEXT: [[TMP13:%.*]] = inttoptr i64 [[TMP12]] to ptr addrspace(1)29; CHECK-NEXT: store ptr addrspace(1) [[TMP13]], ptr addrspace(3) @llvm.amdgcn.sw.lds.k0, align 830; CHECK-NEXT: [[TMP14:%.*]] = getelementptr inbounds i8, ptr addrspace(1) [[TMP13]], i64 831; CHECK-NEXT: [[TMP15:%.*]] = ptrtoint ptr addrspace(1) [[TMP14]] to i6432; CHECK-NEXT: call void @__asan_poison_region(i64 [[TMP15]], i64 24)33; CHECK-NEXT: [[TMP16:%.*]] = getelementptr inbounds i8, ptr addrspace(1) [[TMP13]], i64 3334; CHECK-NEXT: [[TMP17:%.*]] = ptrtoint ptr addrspace(1) [[TMP16]] to i6435; CHECK-NEXT: call void @__asan_poison_region(i64 [[TMP17]], i64 31)36; CHECK-NEXT: [[TMP18:%.*]] = getelementptr inbounds i8, ptr addrspace(1) [[TMP13]], i64 6837; CHECK-NEXT: [[TMP19:%.*]] = ptrtoint ptr addrspace(1) [[TMP18]] to i6438; CHECK-NEXT: call void @__asan_poison_region(i64 [[TMP19]], i64 28)39; CHECK-NEXT: br label %[[BB20]]40; CHECK: [[BB20]]:41; CHECK-NEXT: [[XYZCOND:%.*]] = phi i1 [ false, %[[WID]] ], [ true, %[[MALLOC]] ]42; CHECK-NEXT: call void @llvm.amdgcn.s.barrier()43; CHECK-NEXT: [[TMP21:%.*]] = load ptr addrspace(1), ptr addrspace(3) @llvm.amdgcn.sw.lds.k0, align 844; CHECK-NEXT: [[TMP22:%.*]] = load i32, ptr addrspace(1) getelementptr inbounds ([[LLVM_AMDGCN_SW_LDS_K0_MD_TYPE]], ptr addrspace(1) @llvm.amdgcn.sw.lds.k0.md, i32 0, i32 1, i32 0), align 445; CHECK-NEXT: [[TMP23:%.*]] = getelementptr inbounds i8, ptr addrspace(3) @llvm.amdgcn.sw.lds.k0, i32 [[TMP22]]46; CHECK-NEXT: [[TMP24:%.*]] = load i32, ptr addrspace(1) getelementptr inbounds ([[LLVM_AMDGCN_SW_LDS_K0_MD_TYPE]], ptr addrspace(1) @llvm.amdgcn.sw.lds.k0.md, i32 0, i32 2, i32 0), align 447; CHECK-NEXT: [[TMP25:%.*]] = getelementptr inbounds i8, ptr addrspace(3) @llvm.amdgcn.sw.lds.k0, i32 [[TMP24]]48; CHECK-NEXT: [[TMP26:%.*]] = ptrtoint ptr addrspace(3) [[TMP23]] to i3249; CHECK-NEXT: [[TMP27:%.*]] = getelementptr inbounds i8, ptr addrspace(1) [[TMP21]], i32 [[TMP26]]50; CHECK-NEXT: store i8 7, ptr addrspace(1) [[TMP27]], align 451; CHECK-NEXT: [[TMP28:%.*]] = ptrtoint ptr addrspace(3) [[TMP25]] to i3252; CHECK-NEXT: [[TMP29:%.*]] = getelementptr inbounds i8, ptr addrspace(1) [[TMP21]], i32 [[TMP28]]53; CHECK-NEXT: store i32 8, ptr addrspace(1) [[TMP29]], align 254; CHECK-NEXT: br label %[[CONDFREE:.*]]55; CHECK: [[CONDFREE]]:56; CHECK-NEXT: call void @llvm.amdgcn.s.barrier()57; CHECK-NEXT: br i1 [[XYZCOND]], label %[[FREE:.*]], label %[[END:.*]]58; CHECK: [[FREE]]:59; CHECK-NEXT: [[TMP30:%.*]] = call ptr @llvm.returnaddress(i32 0)60; CHECK-NEXT: [[TMP31:%.*]] = ptrtoint ptr [[TMP30]] to i6461; CHECK-NEXT: [[TMP32:%.*]] = ptrtoint ptr addrspace(1) [[TMP21]] to i6462; CHECK-NEXT: call void @__asan_free_impl(i64 [[TMP32]], i64 [[TMP31]])63; CHECK-NEXT: br label %[[END]]64; CHECK: [[END]]:65; CHECK-NEXT: ret void66;67 store i8 7, ptr addrspace(3) @lds_1, align 468 store i32 8, ptr addrspace(3) @lds_2, align 269 ret void70}71 72define amdgpu_kernel void @k1() {73; CHECK-LABEL: define amdgpu_kernel void @k1(74; CHECK-SAME: ) #[[ATTR1:[0-9]+]] {75; CHECK-NEXT: [[WID:.*]]:76; CHECK-NEXT: [[TMP0:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()77; CHECK-NEXT: [[TMP1:%.*]] = call i32 @llvm.amdgcn.workitem.id.y()78; CHECK-NEXT: [[TMP2:%.*]] = call i32 @llvm.amdgcn.workitem.id.z()79; CHECK-NEXT: [[TMP3:%.*]] = or i32 [[TMP0]], [[TMP1]]80; CHECK-NEXT: [[TMP4:%.*]] = or i32 [[TMP3]], [[TMP2]]81; CHECK-NEXT: [[TMP5:%.*]] = icmp eq i32 [[TMP4]], 082; CHECK-NEXT: br i1 [[TMP5]], label %[[MALLOC:.*]], label %[[BB18:.*]]83; CHECK: [[MALLOC]]:84; CHECK-NEXT: [[TMP6:%.*]] = load i32, ptr addrspace(1) getelementptr inbounds ([[LLVM_AMDGCN_SW_LDS_K1_MD_TYPE:%.*]], ptr addrspace(1) @llvm.amdgcn.sw.lds.k1.md, i32 0, i32 1, i32 0), align 485; CHECK-NEXT: [[TMP7:%.*]] = load i32, ptr addrspace(1) getelementptr inbounds ([[LLVM_AMDGCN_SW_LDS_K1_MD_TYPE]], ptr addrspace(1) @llvm.amdgcn.sw.lds.k1.md, i32 0, i32 1, i32 2), align 486; CHECK-NEXT: [[TMP8:%.*]] = add i32 [[TMP6]], [[TMP7]]87; CHECK-NEXT: [[TMP9:%.*]] = zext i32 [[TMP8]] to i6488; CHECK-NEXT: [[TMP10:%.*]] = call ptr @llvm.returnaddress(i32 0)89; CHECK-NEXT: [[TMP11:%.*]] = ptrtoint ptr [[TMP10]] to i6490; CHECK-NEXT: [[TMP12:%.*]] = call i64 @__asan_malloc_impl(i64 [[TMP9]], i64 [[TMP11]])91; CHECK-NEXT: [[TMP13:%.*]] = inttoptr i64 [[TMP12]] to ptr addrspace(1)92; CHECK-NEXT: store ptr addrspace(1) [[TMP13]], ptr addrspace(3) @llvm.amdgcn.sw.lds.k1, align 893; CHECK-NEXT: [[TMP14:%.*]] = getelementptr inbounds i8, ptr addrspace(1) [[TMP13]], i64 894; CHECK-NEXT: [[TMP15:%.*]] = ptrtoint ptr addrspace(1) [[TMP14]] to i6495; CHECK-NEXT: call void @__asan_poison_region(i64 [[TMP15]], i64 24)96; CHECK-NEXT: [[TMP16:%.*]] = getelementptr inbounds i8, ptr addrspace(1) [[TMP13]], i64 3697; CHECK-NEXT: [[TMP17:%.*]] = ptrtoint ptr addrspace(1) [[TMP16]] to i6498; CHECK-NEXT: call void @__asan_poison_region(i64 [[TMP17]], i64 28)99; CHECK-NEXT: br label %[[BB18]]100; CHECK: [[BB18]]:101; CHECK-NEXT: [[XYZCOND:%.*]] = phi i1 [ false, %[[WID]] ], [ true, %[[MALLOC]] ]102; CHECK-NEXT: call void @llvm.amdgcn.s.barrier()103; CHECK-NEXT: [[TMP19:%.*]] = load ptr addrspace(1), ptr addrspace(3) @llvm.amdgcn.sw.lds.k1, align 8104; CHECK-NEXT: [[TMP20:%.*]] = load i32, ptr addrspace(1) getelementptr inbounds ([[LLVM_AMDGCN_SW_LDS_K1_MD_TYPE]], ptr addrspace(1) @llvm.amdgcn.sw.lds.k1.md, i32 0, i32 1, i32 0), align 4105; CHECK-NEXT: [[TMP21:%.*]] = getelementptr inbounds i8, ptr addrspace(3) @llvm.amdgcn.sw.lds.k1, i32 [[TMP20]]106; CHECK-NEXT: [[TMP22:%.*]] = ptrtoint ptr addrspace(3) [[TMP21]] to i32107; CHECK-NEXT: [[TMP23:%.*]] = getelementptr inbounds i8, ptr addrspace(1) [[TMP19]], i32 [[TMP22]]108; CHECK-NEXT: store i32 9, ptr addrspace(1) [[TMP23]], align 2109; CHECK-NEXT: br label %[[CONDFREE:.*]]110; CHECK: [[CONDFREE]]:111; CHECK-NEXT: call void @llvm.amdgcn.s.barrier()112; CHECK-NEXT: br i1 [[XYZCOND]], label %[[FREE:.*]], label %[[END:.*]]113; CHECK: [[FREE]]:114; CHECK-NEXT: [[TMP24:%.*]] = call ptr @llvm.returnaddress(i32 0)115; CHECK-NEXT: [[TMP25:%.*]] = ptrtoint ptr [[TMP24]] to i64116; CHECK-NEXT: [[TMP26:%.*]] = ptrtoint ptr addrspace(1) [[TMP19]] to i64117; CHECK-NEXT: call void @__asan_free_impl(i64 [[TMP26]], i64 [[TMP25]])118; CHECK-NEXT: br label %[[END]]119; CHECK: [[END]]:120; CHECK-NEXT: ret void121;122 store i32 9, ptr addrspace(3) @lds_2, align 2123 ret void124}125 126!llvm.module.flags = !{!0}127!0 = !{i32 4, !"nosanitize_address", i32 1}128