31 lines · plain
1# RUN: not --crash llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx906 -verify-machineinstrs -run-pass=machine-scheduler -verify-misched -filetype=null %s 2>&1 | FileCheck %s2 3# RUN: not --crash llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx906 -passes=machine-scheduler -verify-misched -filetype=null %s 2>&1 | FileCheck %s4 5# CHECK: *** Bad machine code: No live subrange at use ***6# CHECK-NEXT: - function: at_least_one_value_should_be_defined_by_this_mask7# CHECK-NEXT: - basic block: %bb.08# CHECK-NEXT: - instruction: 48B dead undef %2.sub0:vreg_128 = COPY %0.sub0:vreg_1289# CHECK-NEXT: - operand 1: %0.sub0:vreg_12810# CHECK-NEXT: - interval: %0 [16r,48r:0) 0@16r L000000000000000C [16r,32r:0) 0@16r weight:0.000000e+0011 12# This used to assert with: !SR.empty() && "At least one value should be defined by this mask"13 14# This MIR is invalid and should be caught by the verifier. %0.sub0 is15# used, but not defined. There are also lanes in %0 that are not used16# or defined anywhere. Previously there was an assertion in the17# LiveInterval computation, which was more confusing. The invalid18# LiveRange should be produced and the verifier will catch it.19 20---21name: at_least_one_value_should_be_defined_by_this_mask22tracksRegLiveness: true23body: |24 bb.0:25 26 undef %0.sub1:vreg_128 = V_MOV_B32_e32 0, implicit $exec27 %1:vreg_128 = COPY %028 undef %2.sub0:vreg_128 = COPY %0.sub029 30...31