33 lines · plain
1; RUN: llc -mtriple=amdgcn < %s | FileCheck -check-prefix=GCN %s2; RUN: llc -mtriple=amdgcn -mcpu=fiji < %s | FileCheck -check-prefix=GCN %s3 4declare i64 @llvm.amdgcn.mqsad.pk.u16.u8(i64, i32, i64) #05 6; GCN-LABEL: {{^}}v_mqsad_pk_u16_u8:7; GCN: v_mqsad_pk_u16_u8 v[0:1], v[4:5], s{{[0-9]+}}, v[{{[0-9]+:[0-9]+}}]8; GCN-DAG: v_mov_b32_e32 v5, v19; GCN-DAG: v_mov_b32_e32 v4, v010define amdgpu_kernel void @v_mqsad_pk_u16_u8(ptr addrspace(1) %out, i64 %src) {11 %tmp = call i64 asm "v_lsrlrev_b64 $0, $1, 1", "={v[4:5]},v"(i64 %src) #012 %tmp1 = call i64 @llvm.amdgcn.mqsad.pk.u16.u8(i64 %tmp, i32 100, i64 100) #013 %tmp2 = call i64 asm ";; force constraint", "=v,{v[4:5]}"(i64 %tmp1) #014 store i64 %tmp2, ptr addrspace(1) %out, align 415 ret void16}17 18; GCN-LABEL: {{^}}v_mqsad_pk_u16_u8_non_immediate:19; GCN: v_mqsad_pk_u16_u8 v[0:1], v[2:3], v4, v[6:7]20; GCN-DAG: v_mov_b32_e32 v3, v121; GCN-DAG: v_mov_b32_e32 v2, v022define amdgpu_kernel void @v_mqsad_pk_u16_u8_non_immediate(ptr addrspace(1) %out, i64 %src, i32 %a, i64 %b) {23 %tmp = call i64 asm "v_lsrlrev_b64 $0, $1, 1", "={v[2:3]},v"(i64 %src) #024 %tmp1 = call i32 asm "v_mov_b32 $0, $1", "={v4},v"(i32 %a) #025 %tmp2 = call i64 asm "v_lshlrev_b64 $0, $1, 1", "={v[6:7]},v"(i64 %b) #026 %tmp3 = call i64 @llvm.amdgcn.mqsad.pk.u16.u8(i64 %tmp, i32 %tmp1, i64 %tmp2) #027 %tmp4 = call i64 asm ";; force constraint", "=v,{v[2:3]}"(i64 %tmp3) #028 store i64 %tmp4, ptr addrspace(1) %out, align 429 ret void30}31 32attributes #0 = { nounwind readnone }33