37 lines · plain
1; RUN: llc -mcpu=kaveri -mtriple=amdgcn-unknown-amdhsa -mattr=-flat-for-global < %s | FileCheck -check-prefix=GCN %s2 3; Check that when mubuf addr64 instruction is handled in moveToVALU4; from the pointer, dead register writes are not emitted.5 6; FIXME: We should be able to use the SGPR directly as src0 to v_add_i327 8; GCN-LABEL: {{^}}clobber_vgpr_pair_pointer_add:9; GCN-DAG: buffer_load_dwordx2 v[[[LDPTRLO:[0-9]+]]:[[LDPTRHI:[0-9]+]]]10; GCN-DAG: s_load_dwordx2 s[[[ARG1LO:[0-9]+]]:[[ARG1HI:[0-9]+]]], s{{\[[0-9]+:[0-9]+\]}}, 0x0{{$}}11 12; GCN-DAG: v_mov_b32_e32 v[[VARG1LO:[0-9]+]], s[[ARG1LO]]13; GCN-DAG: v_mov_b32_e32 v[[VARG1HI:[0-9]+]], s[[ARG1HI]]14; GCN-NOT: v_mov_b3215; GCN-NOT: v_mov_b3216 17; GCN: v_add_i32_e32 v[[PTRLO:[0-9]+]], vcc, v[[LDPTRLO]], v[[VARG1LO]]18; GCN: v_addc_u32_e32 v[[PTRHI:[0-9]+]], vcc, v[[LDPTRHI]], v[[VARG1HI]]19; GCN: buffer_load_ubyte v{{[0-9]+}}, v[[[PTRLO]]:[[PTRHI]]],20 21define amdgpu_kernel void @clobber_vgpr_pair_pointer_add(i64 %arg1, [8 x i32], ptr addrspace(1) %ptrarg, i32 %arg3) #0 {22bb:23 %tmp = icmp sgt i32 %arg3, 024 br i1 %tmp, label %bb4, label %bb1725 26bb4:27 %tmp14 = load volatile ptr addrspace(1), ptr addrspace(1) %ptrarg28 %tmp15 = getelementptr inbounds i8, ptr addrspace(1) %tmp14, i64 %arg129 %tmp16 = load volatile i8, ptr addrspace(1) %tmp1530 br label %bb1731 32bb17:33 ret void34}35 36attributes #0 = { nounwind }37