70 lines · plain
1# RUN: llc -mtriple=amdgcn--amdpal -mcpu=gfx1100 -debug-only=regalloc -verify-machineinstrs -run-pass=liveintervals -o - %s 2>&1 | FileCheck %s2# RUN: llc -mtriple=amdgcn--amdpal -mcpu=gfx1100 -debug-only=regalloc --passes='print<live-intervals>' -o - %s 2>&1 | FileCheck %s3# REQUIRES: asserts4 5# CHECK: Computing live-in reg-units in ABI blocks.6# CHECK: 0B %bb.0 SGPR16_LO16#0 SGPR16_HI16#07# CHECK: SGPR16_LO16 [0B,16r:0)[32r,144r:1) 0@0B-phi 1@32r8# CHECK: SGPR16_HI16 [0B,16r:0)[32r,144r:1) 0@0B-phi 1@32r9 10# CHECK: Computing live-in reg-units in ABI blocks.11# CHECK: 0B %bb.0 SGPR2_LO16#0 SGPR2_HI16#0 SGPR3_LO16#0 SGPR3_HI16#0 SGPR7_LO16#0 SGPR7_HI16#012# CHECK: SGPR2_LO16 [0B,64r:0) 0@0B-phi13# CHECK: SGPR2_HI16 [0B,64r:0) 0@0B-phi14# CHECK: SGPR3_LO16 [0B,16r:0)[48r,64r:1) 0@0B-phi 1@48r15# CHECK: SGPR3_HI16 [0B,16r:0)[48r,64r:1) 0@0B-phi 1@48r16# CHECK: SGPR7_LO16 [0B,48r:0) 0@0B-phi17# CHECK: SGPR7_HI16 [0B,48r:0) 0@0B-phi18 19---20name: phys_reg_partial_liveness_121tracksRegLiveness: true22body: |23 bb.0:24 successors: %bb.125 liveins: $sgpr1626 27 $sgpr1 = S_AND_B32 3, killed $sgpr16, implicit-def $scc28 $sgpr16 = S_AND_B32 2, killed $sgpr1, implicit-def $scc29 30 bb.1:31 successors: %bb.232 liveins: $sgpr16_sgpr17_sgpr18_sgpr19:0x000000000000000333 34 $sgpr18 = S_MOV_B32 -135 $sgpr17 = S_MOV_B32 -209715200036 $sgpr19 = S_MOV_B32 -212231680137 renamable $sgpr42 = COPY renamable $sgpr1638 39 bb.2:40 liveins: $sgpr16_sgpr17_sgpr18_sgpr19:0x00000000000000FF, $sgpr4241 42 $sgpr2 = S_BUFFER_LOAD_DWORD_IMM $sgpr16_sgpr17_sgpr18_sgpr19, 3780, 0 :: (dereferenceable invariant load (s32))43 $sgpr0 = S_AND_B32 $sgpr42, $sgpr2, implicit-def $scc44 S_ENDPGM 0, implicit $sgpr045...46 47---48name: phys_reg_partial_liveness_249tracksRegLiveness: true50body: |51 bb.0:52 successors: %bb.153 liveins: $sgpr2, $sgpr3, $sgpr754 55 $sgpr1 = S_AND_B32 1, killed $sgpr3, implicit-def $scc56 57 bb.1:58 successors: %bb.259 liveins: $sgpr2_sgpr3:0x0000000000000003, $sgpr760 61 $sgpr3 = COPY $sgpr762 $sgpr0 = S_LOAD_DWORD_IMM $sgpr2_sgpr3, 0, 0 :: (dereferenceable invariant load (s32))63 64 bb.2:65 liveins: $sgpr066 67 S_ENDPGM 0, implicit $sgpr068...69 70