brintos

brintos / llvm-project-archived public Read only

0
0
Text · 704 B · dfd8166 Raw
17 lines · plain
1; RUN: llc -o - %s -mtriple=amdgcn -mcpu=verde -stop-after finalize-isel | FileCheck %s2; This test verifies that the instruction selection will add the implicit3; register operands in the correct order when modifying the opcode of an4; instruction to V_ADD_CO_U32_e32.5 6; CHECK: %{{[0-9]+}}:vgpr_32 = V_ADD_CO_U32_e32 %{{[0-9]+}}, %{{[0-9]+}}, implicit-def $vcc, implicit $exec7 8define amdgpu_kernel void @test(ptr addrspace(1) %out, ptr addrspace(1) %in) {9entry:10  %b_ptr = getelementptr i32, ptr addrspace(1) %in, i32 111  %a = load volatile i32, ptr addrspace(1) %in12  %b = load volatile i32, ptr addrspace(1) %b_ptr13  %result = add i32 %a, %b14  store i32 %result, ptr addrspace(1) %out15  ret void16}17